MT41J256M8JE-15E:A Micron Technology Inc, MT41J256M8JE-15E:A Datasheet - Page 193

no-image

MT41J256M8JE-15E:A

Manufacturer Part Number
MT41J256M8JE-15E:A
Description
IC DDR3 SDRAM 2GBIT 82FBGA
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Datasheets

Specifications of MT41J256M8JE-15E:A

Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
82-FBGA
Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J256M8JE-15E:A
Manufacturer:
MICRON
Quantity:
985
Part Number:
MT41J256M8JE-15E:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 109: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
DQS, DQS#
Figure 110: Dynamic ODT: Without WRITE Command
DQS, DQS#
Command
Command
Address
Address
ODT
CK#
DQ
R
CK
ODT
TT
CK#
DQ
R
CK
TT
NOP
T0
Valid
T0
NOP
T1
Valid
T1
Notes:
Notes:
NOP
T2
ODTL on
ODTH4
Valid
NOP
T3
T2
1. Via MRS or OTF. AL = 0, CWL = 5. R
2. ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example,
1. AL = 0, CWL = 5. R
2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT
ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command).
ODTL on
registered LOW at T5 is also legal.
t AON (MIN)
t AON (MAX)
WRS4
Valid
T4
ODTH4
Valid
T3
t AON (MIN)
t AON (MAX)
NOP
T5
ODTL
Valid
R
cnw
TT,nom
T4
ODTH4
NOP
T6
TT,nom
WL
Valid
NOP
T7
is enabled and R
T5
ODTL
cwn
t ADC (MIN)
t ADC (MAX)
NOP
4
T8
Valid
T6
TT,nom
NOP
T9
DI
n
R
TT(WR)
TT(WR)
and R
n + 1
DI
Valid
T7
NOP
T10
n + 2
DI
R
TT(WR)
is either enabled or disabled.
TT,nom
n + 3
DI
Valid
NOP
T11
are enabled.
T8
ODTL off
t ADC (MIN)
t ADC (MAX)
T12
NOP
t AOF (MIN)
Valid
T9
t AOF (MAX)
Transitioning
NOP
T13
Valid
T10
R
TT,nom
NOP
T14
ODTL off
Don’t Care
Transitioning
Valid
T15
NOP
T11
NOP
T16
Don’t Care
t AOF (MIN)
t AOF (MAX)
NOP
T17

Related parts for MT41J256M8JE-15E:A