STEVAL-IFW001V1 STMicroelectronics, STEVAL-IFW001V1 Datasheet - Page 17
![BOARD EVAL BASED ON STR912FA](/photos/9/9/90953/steval-ifw001v1_sml.jpg)
STEVAL-IFW001V1
Manufacturer Part Number
STEVAL-IFW001V1
Description
BOARD EVAL BASED ON STR912FA
Manufacturer
STMicroelectronics
Datasheets
1.STEVAL-IFW001V1.pdf
(102 pages)
2.STEVAL-IFW001V1.pdf
(9 pages)
3.STEVAL-IFW001V1.pdf
(7 pages)
Specifications of STEVAL-IFW001V1
Design Resources
STEVAL-IFW001V1 Gerber Files STEVAL-IFW001V1 Schematic STEVAL-IFW001V1 Bill of Material
Main Purpose
Interface, Ethernet
Embedded
Yes, MCU, 32-Bit
Utilized Ic / Part
E-STE101P, STR912FAW44
Primary Attributes
Dual Ethernet Transceivers for Full Duplex Communication
Secondary Attributes
Up to 32 MII Addresses, UART, I2C, SPI, with RJ45 Connectors
Silicon Manufacturer
ST Micro
Core Architecture
ARM
Core Sub-architecture
ARM9
Silicon Core Number
STR9
Silicon Family Name
STR91x
For Use With
497-8263 - BOARD EXTENSION STEVAL-IFW001V1
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8262
STR91xFAxxx
3.8
3.8.1
Table 5.
Production salestype
STR91xFAx46xx
STR91xFAx47xx
STR91xFAxxxxx
STR91xFAxxxxx
STR91xFAxxxxx
Table 4.
One-time-programmable (OTP) memory
There are 32 bytes of OTP memory ideally suited for serial numbers, security keys, factory
calibration constants, or other permanent data constants. These OTP data bytes can be
programmed only one time through either the JTAG interface or by the CPU, and these
bytes can never be altered afterwards. As an option, a “lock bit” can be set by the JTAG
interface or the CPU which will block any further writing to the this OTP area. The “lock bit”
itself is also OTP. If the OTP array is unlocked, it is always possible to go back and write to
an OTP byte location that has not been previously written, but it is never possible to change
an OTP byte location if any one bit of that particular byte has been written before. The last
two OTP bytes (bytes 31 and 30) are reserved for the STR91xFA product ID and revision
level.
Product ID and revision level
OTP bytes 31 and 30 are programmed at ST factory before shipment and may be read by
firmware to determine the STR91xFA product type and silicon revision so it can optionally
take action based on the silicon on which it is running. In Rev H devices and 1MB/2MB Rev
A devices, byte 31 contains the major family identifier of "9" (for STR9) in the high-nibble
location and the minor family identifier in the low nibble location, which can be used to
determine the size of primary flash memory. In all devices, byte 30 contains the silicon
revision level indicator. See
devices and size of primary Flash memory. See
identification of silicon revisions.
Product ID and revision level values
Size of secondary Flash
Size of each sector
Number of sectors
Sectoring of secondary Flash memory
Silicon revision
Rev G
Rev H
Rev H
Rev A
Rev A
Table 5
Doc ID 13495 Rev 6
for values related to the revisions of STR9 production
Size of primary Flash
256K or 512K
1024K
2048K
256K
512K
Section 8
32 Kbytes
8 Kbytes
4
for details of external
OTP byte 31
91h
90h
91h
92h
93h
Functional overview
128 Kbytes
16 Kbytes
8
OTP byte 30
21h
21h
21h
21h
20h
17/102