STEVAL-IFW001V1 STMicroelectronics, STEVAL-IFW001V1 Datasheet - Page 32
![BOARD EVAL BASED ON STR912FA](/photos/9/9/90953/steval-ifw001v1_sml.jpg)
STEVAL-IFW001V1
Manufacturer Part Number
STEVAL-IFW001V1
Description
BOARD EVAL BASED ON STR912FA
Manufacturer
STMicroelectronics
Datasheets
1.STEVAL-IFW001V1.pdf
(102 pages)
2.STEVAL-IFW001V1.pdf
(9 pages)
3.STEVAL-IFW001V1.pdf
(7 pages)
Specifications of STEVAL-IFW001V1
Design Resources
STEVAL-IFW001V1 Gerber Files STEVAL-IFW001V1 Schematic STEVAL-IFW001V1 Bill of Material
Main Purpose
Interface, Ethernet
Embedded
Yes, MCU, 32-Bit
Utilized Ic / Part
E-STE101P, STR912FAW44
Primary Attributes
Dual Ethernet Transceivers for Full Duplex Communication
Secondary Attributes
Up to 32 MII Addresses, UART, I2C, SPI, with RJ45 Connectors
Silicon Manufacturer
ST Micro
Core Architecture
ARM
Core Sub-architecture
ARM9
Silicon Core Number
STR9
Silicon Family Name
STR91x
For Use With
497-8263 - BOARD EXTENSION STEVAL-IFW001V1
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8262
Functional overview
3.18.1
3.18.2
3.18.3
3.19
32/102
Packet buffer interface (PBI)
The PBI manages a set of buffers inside the 2 Kbyte Packet Buffer, both for transmission
and reception. The PBI will choose the proper buffer according to requests coming from the
USB Serial Interface Engine (SIE) and locate it in the Packet SRAM according to addresses
pointed by endpoint registers. The PBI will also auto-increment the address after each
exchanged byte until the end of packet, keeping track of the number of exchanged bytes and
preventing buffer overrun. Special support is provided by the PBI for isochronous and bulk
transfers, implementing double-buffer usage which ensures there is always an available
buffer for a USB packet while the CPU uses a different buffer.
DMA
A programmable DMA channel may be assigned by CPU firmware to service the USB
interface for fast and direct transfers between the USB bus and SRAM with little CPU
involvement. This DMA channel includes the following features:
●
●
●
Suspend mode
CPU firmware may place the USB interface in a low-power suspend mode when required,
and the USB interface will automatically wake up asynchronously upon detecting activity on
the USB pins.
CAN 2.0B interface
The STR91xFA provides a CAN interface complying with CAN protocol version 2.0 parts A
and B. An external CAN transceiver device connected to pins CAN_RX and CAN_TX is
required for connection to the physical CAN bus.
The CAN interface manages up to 32 Message Objects and Identifier Masks using a
Message SRAM and a Message Handler. The Message Handler takes care of low-level
CAN bus activity such as acceptance filtering, transfer of messages between the CAN bus
and the Message SRAM, handling of transmission requests, and interrupt generation. The
CPU has access to the Message SRAM via the Message Handler using a set of 38 control
registers.
The follow features are supported by the CAN interface:
●
●
●
●
●
●
The CAN interface is not supported by DMA.
Direct USB Packet Buffer SRAM to system SRAM transfers of receive packets, by
descriptor chain for bulk or isochronous endpoints.
Direct system SRAM to USB Packet Buffer SRAM transfers of transmit packets, by
descriptor chain for bulk or isochronous endpoints.
Linked-list descriptor chain support for multiple USB packets
Bit rates up to 1 Mbps
Disable Automatic Retransmission mode for Time Triggered CAN applications
32 Message Objects
Each Message Object has its own Identifier Mask
Programmable FIFO mode
Programmable loopback mode for self-test operation
Doc ID 13495 Rev 6
STR91xFAxxx