STEVAL-IFW001V1 STMicroelectronics, STEVAL-IFW001V1 Datasheet - Page 49
![BOARD EVAL BASED ON STR912FA](/photos/9/9/90953/steval-ifw001v1_sml.jpg)
STEVAL-IFW001V1
Manufacturer Part Number
STEVAL-IFW001V1
Description
BOARD EVAL BASED ON STR912FA
Manufacturer
STMicroelectronics
Datasheets
1.STEVAL-IFW001V1.pdf
(102 pages)
2.STEVAL-IFW001V1.pdf
(9 pages)
3.STEVAL-IFW001V1.pdf
(7 pages)
Specifications of STEVAL-IFW001V1
Design Resources
STEVAL-IFW001V1 Gerber Files STEVAL-IFW001V1 Schematic STEVAL-IFW001V1 Bill of Material
Main Purpose
Interface, Ethernet
Embedded
Yes, MCU, 32-Bit
Utilized Ic / Part
E-STE101P, STR912FAW44
Primary Attributes
Dual Ethernet Transceivers for Full Duplex Communication
Secondary Attributes
Up to 32 MII Addresses, UART, I2C, SPI, with RJ45 Connectors
Silicon Manufacturer
ST Micro
Core Architecture
ARM
Core Sub-architecture
ARM9
Silicon Core Number
STR9
Silicon Family Name
STR91x
For Use With
497-8263 - BOARD EXTENSION STEVAL-IFW001V1
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8262
STR91xFAxxx
Table 8.
17
18
44
47
48
49
19
20
13
14
52
53
57
58
-
-
-
-
-
-
-
Package
118
25
27
70
77
79
80
29
31
19
20
83
84
92
93
13
14
15
5
6
7
G12
H11
D12
J12
G2
G3
G8
G7
G1
K1
H2
H9
H4
E9
D1
D2
B1
F1
E5
E6
J3
Device pin description (continued)
PHYCLK
name
_P5.2
P5.3
P5.4
P5.5
P5.6
P5.7
P6.0
P6.1
P6.2
P6.3
P6.4
P6.5
P6.6
P6.7
P7.0
P7.1
P7.2
P7.3
P7.4
P7.5
P7.6
Pin
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Default pin
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
GP Input, HiZ
function
GPIO_5.2,
GPIO_5.3,
GPIO_5.4,
GPIO_5.5,
GPIO_5.6,
GPIO_5.7,
GPIO_6.0,
GPIO_6.1,
GPIO_6.2,
GPIO_6.3,
GPIO_6.4,
GPIO_6.5,
GPIO_6.6,
GPIO_6.7,
GPIO_7.0,
GPIO_7.1,
GPIO_7.2,
GPIO_7.3,
GPIO_7.4,
GPIO_7.5,
GPIO_7.6,
EXINT23_STOP,
EXINT22_TRIG,
Ext Intr & Estop
Ext Intr & Tach
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
External Intr
function
Default
EXINT10,
EXINT11,
EXINT12,
EXINT13,
EXINT14,
EXINT15,
EXINT16,
EXINT17,
EXINT18,
EXINT19,
EXINT20,
EXINT21,
EXINT24,
EXINT25,
EXINT26,
EXINT27,
EXINT28,
EXINT29,
EXINT30,
input
Doc ID 13495 Rev 6
SSP slv select in
ETM ext. trigger
ETM ext. trigger
ETM ext. trigger
SSP mstr dat in
ETM_EXTRIG,
ETM_EXTRIG,
ETM_EXTRIG,
UART rcv data
UART rcv data
UART rcv data
SSP slv dat in
SSP0_SCLK,
SSP slv clk in
SSP0_MOSI,
TIM0_ICAP1,
Input Capture
TIM0_ICAP2,
Input Capture
TIM1_ICAP1,
Input Capture
TIM1_ICAP2,
Input Capture
TIM2_ICAP1,
Input Capture
TIM2_ICAP2,
Input Capture
UART0_RxD,
TIM0_ICAP1,
Input Capture
TIM0_ICAP2,
Input Capture
TIM2_ICAP1,
Input Capture
TIM2_ICAP2,
Input Capture
TIM3_ICAP1,
Input Capture
UART2_RxD,
SSP0_MISO,
UART0_RxD,
Alternate
SSP0_NSS,
input 1
Alternate
output 1
GPIO_5.2,
GP Output
GPIO_5.3,
GP Output
GPIO_5.4,
GP Output
GPIO_5.5,
GP Output
GPIO_5.6,
GP Output
GPIO_5.7,
GP Output
GPIO_6.0,
GP Output
GPIO_6.1,
GP Output
GPIO_6.2,
GP Output
GPIO_6.3,
GP Output
GPIO_6.4,
GP Output
GPIO_6.5,
GP Output
GPIO_6.6,
GP Output
GPIO_6.7,
GP Output
GPIO_7.0,
GP Output
GPIO_7.1,
GP Output
GPIO_7.2,
GP Output
GPIO_7.3,
GP Output
GPIO_7.4,
GP Output
GPIO_7.5,
GP Output
GPIO_7.6,
GP Output
Alternate functions
SSP mstr dat out
SSP mstr clk out
SSP slv data out
SSP mstr sel out
Out comp/PWM
Out comp/PWM
Out comp/PWM
Out comp/PWM
TIM0_OCMP1,
TIM0_OCMP2,
TIM1_OCMP1,
TIM1_OCMP2,
TIM2_OCMP1,
TIM2_OCMP2,
TIM3_OCMP1,
TIM3_OCMP2,
25Mhz to PHY
MAC xmit enbl
16b) EMI_A16
16b) EMI_A17
16b) EMI_A18
16b) EMI_A19
16b) EMI_A20
16b) EMI_A21
16b) EMI_A22
MII_PHYCLK,
SSP0_SCLK,
SSP0_MOSI,
SSP0_MISO,
Alternate
8b) EMI_A0,
8b) EMI_A1,
8b) EMI_A2,
8b) EMI_A3,
8b) EMI_A4,
8b) EMI_A5,
8b) EMI_A6,
MII_TX_EN,
SSP0_NSS,
output 2
Out comp
Out comp
Out comp
Out comp
Pin description
EMI Chip Select
EMI Chip Select
EMI Chip Select
EMI Chip Select
IMC phase W hi
IMC phase W lo
ETM trace clock
EMI Chip Select
EMI Chip Select
EMI Chip Select
Out comp/PWM
Out comp/PWM
UART xmit data
IMC phase U hi
IMC phase U lo
IMC phase V hi
IMC phase V lo
TIM3_OCMP1,
TIM2_OCMP1,
ETM_TRCLK,
Alternate
ETM_PCK0,
ETM_PCK1,
ETM_PCK2,
ETM_PCK3,
UART0_TX,
ETM Packet
ETM Packet
ETM Packet
ETM Packet
output 3
EMI_CS0n,
EMI_CS1n,
EMI_CS2n,
EMI_CS3n,
EMI_CS3n,
EMI_CS2n,
EMI_CS1n,
MC_WH,
MC_UH,
MC_WL,
MC_UL,
MC_VH,
MC_VL,
49/102