SAB80C537-N Infineon Technologies, SAB80C537-N Datasheet - Page 12

no-image

SAB80C537-N

Manufacturer Part Number
SAB80C537-N
Description
IC MIRCROCONTROLLER 8BIT 84PLCC
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAB80C537-N

Core Processor
8051
Core Size
8-Bit
Speed
12MHz
Connectivity
EBI/EMI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
84-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q1612975

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB80C537-N
Manufacturer:
INFINEON
Quantity:
1 388
Part Number:
SAB80C537-N
Manufacturer:
Infineon
Quantity:
1 349
Part Number:
SAB80C537-N
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAB80C537-N,,780,INFINEON/Ӣ
0
Part Number:
SAB80C537-NT40/85
Manufacturer:
Infineon
Quantity:
1 347
Pin Definitions and Functions (cont’d)
Symbol
PSEN
ALE
EA
P0.0 - P0.7
*
Semiconductor Group
I = Input
O = Output
P-LCC-84
49
50
51
52 - 59
Pin Number
P-MQFP-100-2
22
23
24
26 - 27,
30 - 35
11
I/O
O
O
I
I/O
*)
Function
The Program Store Enable
output is a control signal that enables
the external program memory to the
bus during external fetch operations. It
is activated every six oscillator periodes
except during external data memory
accesses. Remains high during internal
pro-gram execution.
The Address Latch Enable
output is used for latching the address
into external memory during normal
operation. It is activated every six
oscillator periodes except during an
external data memory access
External Access Enable
When held at high level, instructions
are fetched from the internal ROM
when the PC is less than 8192. When
held at low level, the SAB 80C517
fetches all instructions from external
program memory. For the SAB 80C537
this pin must be tied low
Port 0
is an 8-bit open-drain bidirectional I/O
port. Port 0 pins that have 1 s written to
them float, and in that state can be
used as high-impedance inputs. Port 0
is also the multiplexed low-order
address and data bus during accesses
to external program or data memory. In
this application it uses strong internal
pull-up resistors when issuing 1 s.
Port 0 also outputs the code bytes
during program verification in the
SAB 83C517. External pull-up resistors
are required during program
verification.
SAB 80C517/80C537