SAB80C537-N Infineon Technologies, SAB80C537-N Datasheet - Page 38

no-image

SAB80C537-N

Manufacturer Part Number
SAB80C537-N
Description
IC MIRCROCONTROLLER 8BIT 84PLCC
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAB80C537-N

Core Processor
8051
Core Size
8-Bit
Speed
12MHz
Connectivity
EBI/EMI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
84-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q1612975

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB80C537-N
Manufacturer:
INFINEON
Quantity:
1 388
Part Number:
SAB80C537-N
Manufacturer:
Infineon
Quantity:
1 349
Part Number:
SAB80C537-N
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAB80C537-N,,780,INFINEON/Ӣ
0
Part Number:
SAB80C537-NT40/85
Manufacturer:
Infineon
Quantity:
1 347
Power Saving Modes
The SAB 80C517 provides – due to Siemens ACMOS technology – three modes in which
power consumption can be significantly reduced.
– The Slow Down Mode
– The Idle Mode
– The Power Down Mode
All of these modes are entered by software. Special function register PCON (power control
register, address is 87
Hardware Enable for Power Saving Modes
A dedicated Pin (PE/SWD) of the SAB 80C517 allows to block the power saving modes. Since
this pin is mostly used in noise-critical application it is combined with an automatic start of the
Watchdog Timer (see there for further description).
PE/SWD = V
PE/SWD = V
The logic-level applied to pin PE/SWD can be changed during program execution to allow or to
block the use of the power saving modes without any effect on the on-chip watchdog circuitry.
Power Down Mode
The power down mode is entered by two consecutive instructions directly following each other.
The first instruction has to set the flag PDE (power down enable) and must not set PDS (power
down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will
automatically be cleared after having been set.
The instruction that sets bit PDS is the last instruction executed before going into power down
mode. The only exit from power down mode is a hardware reset.
The status of all output lines of the controller can be looked up in table 7.
Semiconductor Group
The controller keeps up the full operating functionality, but is driven with the eighth part of its
normal operating frequency. Slowing down the frequency greatly reduces power
consumption.
The CPU is gated off from the oscillator, but all peripherals are still supplied by the clock and
able to work.
Operation of the SAB 80C517 is stopped, the oscillator is turned off. This mode is used to
save the contents of the internal RAM with a very low standby current.
IH
IL
(logic low level):
(logic high level):
H
) is used to select one of these modes.
Using of the power saving modes is not possible. The
instruction sequences used for entering of these modes
will not affect the normal operation of the device.
All power saving modes can be activated by software.
When left unconnected, Pin PE/SWD is pulled to high level
by a weak internal pullup. This is done to provide system
protection on default.
37
SAB 80C517/80C537