ST7FLITE29F2M6TR STMicroelectronics, ST7FLITE29F2M6TR Datasheet - Page 175

• Manufacturer Part Number: ST7FLITE29F2M6TR
• Description: IC MCU 8BIT 8K FLASH 20-SOIC
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST7FLITE29F2M6TR

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 15
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 5.5 V
• Data Converters: A/D 7x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 20-SOIC (7.5mm Width)
• Processor Series: ST7FLITE2x
• Core: ST7
• Data Bus Width: 8 bit
• Data Ram Size: 384 B
• Interface Type: SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 15
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST7FLIT2-COS/COM, ST7FLITE-SK/RAIS, ST7MDT10-DVP3, ST7MDT10-EMU3, STX-RLINK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 7 Channel / 13 bit, 7 Channel
• For Use With: 497-5858 - EVAL BOARD PLAYBACK ST7FLITE497-5049 - KIT STARTER RAISONANCE ST7FLITE
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Note: This function configures only one PWM channel at one time. So to configure multiple
PWM Channels this function should be called multiple times.
Table 119. LART_OCMP_Mode
Notes:
– This function can be used only with the ST7FLite0 device.
– This function is added for backward compatibility with previous library. For new develop-
Postconditions
See also
Function Name
Function Prototype
Behaviour Description
Input Parameter
Output Parameters
Required Preconditions
Functions called
Postconditions
See also
ments LART_ConfigurePWM should be used with LART_OCMP0 as the first parameter.
1) Feature available only for ST7FLite1, ST7FLite2, ST7FLite3 and ST7DALI devices.
PWM signal of required frequency and duty cycle is gen-
erated at PWMx pin. The output compare mode is disa-
bled.
LART_Init
LART_OCMP_Mode
Void LART_OCMP_Mode( unsigned int Dutycycle_Data)
Puts timer in Output Compare mode. This mode disables
PWM output.
This function is used for ST7FLite0 only, for other devices
LART_ConfigureOCMP should be used
Dutycycle_Data
Data to be loaded in Duty cycle register (0x000 to 0xFFF)
which will be compared with upcounter.
None
LART_Init must have been called to select the counter
clock.
None
When the upcounter value reaches the Dutycycle_Data,
the CMPFxflag is set and an interrupt is generated if com-
pare interrupt is enabled.
LART_Init
Function Descriptions
175/235