UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 1020

no-image

UPD70F3771GF-GAT-AX

Manufacturer Part Number
UPD70F3771GF-GAT-AX
Description
MCU 32BIT V850ES/JX3-H 128-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Hr
Datasheet

Specifications of UPD70F3771GF-GAT-AX

Core Processor
RISC
Core Size
32-Bit
Speed
48MHz
Connectivity
CAN, CSI, EBI/EMI, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3771GF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JG3-H, V850ES/JH3-H
to 101B).
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
Figure 20-39 shows the processing for a receive message buffer (C0MCONFm.MT2 to C0MCONFm.MT0 bits = 001B
Notes 1. If redefinition is performed during a message reception, confirm that a message is being received
2. This 4-bit period may redefine the message buffer while a message is received and stored.
because the RDY bit must be set after a message is completely received.
No
No
Figure 20-39. Message Buffer Redefinition
Wait for a period of 4 CAN data
C0MCTRLm.CLEAR_RDY = 1
C0MCTRLm.CLEAR_RDY = 0
C0MCTRLm.SET_RDY = 0
C0MCTRLm.SET_RDY = 1
C0CTRLCLEAR_VALID =1
message buffers.
Clear VALID bit.
VALID = 1?
Clear RDY bit.
RSTAT = 0 or
Set RDY bit.
Yes
Yes
RDY = 0?
RDY = 1?
bits
START
START
Set
END
END
Note 2
Yes
Yes
.
Yes
Yes
Note 1
No
No
No
No
CHAPTER 20 CAN CONTROLLER
Page 1020 of 1509

Related parts for UPD70F3771GF-GAT-AX