SAK-TC1736-128F80HL AA Infineon Technologies, SAK-TC1736-128F80HL AA Datasheet - Page 25

• Manufacturer Part Number: SAK-TC1736-128F80HL AA
• Description: IC MCU 32BIT 1MB FLASH 144LQFP
• Manufacturer: Infineon Technologies
• Series: TC17xxr

Specifications of SAK-TC1736-128F80HL AA

• Core Processor: TriCore
• Core Size: 32-Bit
• Speed: 80MHz
• Connectivity: ASC, CAN, MLI, MSC, SSC
• Peripherals: DMA, POR, WDT
• Number Of I /o: 70
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.42 V ~ 1.58 V
• Data Converters: A/D 24x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-LFQFP
• Packages: PG-LQFP-144
• Max Clock Frequency: 80.0 MHz
• Sram (incl. Cache): 48.0 KByte
• Can Nodes: 2
• A / D Input Lines (incl. Fadc): 24
• Program Memory: 1.0 MB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

2.4.4
The following SCU introduction gives an overview about the TC1736 System Control
Unit (SCU).
2.4.4.1
The Clock Generation Unit (CGU) allows a very flexible clock generation for the TC1736.
During user program execution the frequency can be programmed for an optimal ratio
between performance and power consumption.
2.4.4.2
The main features of the WDT are summarized here.
•
•
•
•
•
•
•
•
•
2.4.4.3
The following reset request triggers are available:
•
•
•
•
•
•
Data Sheet
16-bit Watchdog counter
Selectable input frequency:
16-bit user-definable reload value for normal Watchdog operation, fixed reload value
for Time-Out and Prewarning Modes
Incorporation of the ENDINIT bit and monitoring of its modifications
Sophisticated Password Access mechanism with fixed and user-definable password
fields
Access Error Detection: Invalid password (during first access) or invalid guard bits
(during second access) trigger the Watchdog reset generation
Overflow Error Detection: An overflow of the counter triggers the Watchdog reset
generation
Watchdog function can be disabled; access protection and ENDINIT monitor function
remain enabled
Double Reset Detection: If a Watchdog induced reset occurs twice, a severe system
malfunction is assumed and the TC1736 is held in reset until a system / class 0 reset
occurs.
1 External power-on hardware reset request trigger; PORST, (cold reset)
2 External System Request reset triggers; ESR0 and ESR1 (warm reset)
Watchdog Timer (WDT) reset request trigger, (warm reset)
Software reset (SW), (warm reset)
Debug (OCDS) reset request trigger, (warm reset)
JTAG reset (special reset)
System Control Unit
Clock Generation Unit
Features of the Watchdog Timer
Reset Operation
f
FPI
/256 or
f
21
FPI
/16384
Introduction
V1.1, 2009-08
TC1736