MC68HC705C8ACP Freescale Semiconductor, MC68HC705C8ACP Datasheet - Page 67

IC MCU 4MHZ 8K OTP 40-DIP

MC68HC705C8ACP

Manufacturer Part Number
MC68HC705C8ACP
Description
IC MCU 4MHZ 8K OTP 40-DIP
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705C8ACP

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
24
Program Memory Size
8KB (8K x 8)
Program Memory Type
OTP
Ram Size
304 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705C8ACP
Manufacturer:
MOTOROLA
Quantity:
13
Part Number:
MC68HC705C8ACP
Manufacturer:
FREESCALE
Quantity:
1 487
Part Number:
MC68HC705C8ACPE
Manufacturer:
ON
Quantity:
1 000
5.3.4 Clock Monitor Reset
MC68HC705C8A — Rev. 3
MOTOROLA
NOTE:
The non-programmable watchdog COP is disabled in bootloader mode,
even if the NCOPE bit is programmed.
Figure 5-4
When the CME bit in the COP control register is set, the clock monitor
detects the absence of the internal bus clock for a certain period of time.
The timeout period depends on processing parameters and varies from
5 s to 100 s, which implies that systems using a bus clock rate of
200 kHz or less should not use the clock monitor function.
If a slow or absent clock is detected, the clock monitor causes a system
reset. The reset is issued to the external system for four bus cycles using
the bidirectional RESET pin.
Special consideration is required when using the STOP instruction with
the clock monitor. Since STOP causes the system clocks to halt, the
clock monitor issues a system reset when STOP is executed.
2. COP clear bit (COPC) at address $1FF0
Freescale Semiconductor, Inc.
NON-PROGRAMMABLE COP WATCHDOG (MC68HC05C4A TYPE)
For More Information On This Product,
Figure 5-4. Non-Programmable COP Watchdog Diagram
To clear the non-programmable COP watchdog and start a new
COP timeout period, write a logic 0 to bit 0 of address $1FF0.
Reading address $1FF0 returns the mask option register 1
(MOR1) data at that location. See
2
2
is a diagram of the non-programmable COP.
2
Go to: www.freescale.com
2
2
2
Resets
2
2
2
2
2
2
9.5.2 Mask Option Register
2
2
2
2
2
Reset Sources
Technical Data
NCOPE
Resets
67
1.

Related parts for MC68HC705C8ACP