EP9312-CB Cirrus Logic Inc, EP9312-CB Datasheet - Page 539

• Manufacturer Part Number: EP9312-CB
• Description: System-on-Chip Processor
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9312-CB

• Peak Reflow Compatible (260 C): No
• A/d Converter: 12 Bits
• Leaded Process Compatible: No
• No. Of I/o Pins: 65
• Package / Case: 352-BGA
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No
• Other names: 598-1257

14.1 Registers
UART Register Descriptions
UART1Data
DS785UM1
31
15
Address:
Default:
Definition:
Bit Descriptions:
For words to be transmitted:
30
14
• • if the FIFOs are enabled, data written to this location is pushed onto the transmit
29
13
FIFO
• if the FIFOs are not enabled, data is stored in the transmitter holding register (the
bottom word of the transmit FIFO). The write operation initiates transmission from
the UART. The data is prefixed with a start bit, appended with the appropriate parity
bit (if parity is enabled), and a stop bit. The resultant word is then transmitted.
For received words:
• if the FIFOs are enabled, the data byte is extracted, and a 3-bit status (break, frame
and parity) is pushed onto the 11-bit wide receive FIFO
• if the FIFOs are not enabled, the data byte and status are stored in the receiving
holding register (the bottom word of the receive FIFO).
The received data byte is read by performing reads from the UART1Data register
while the corresponding status information can be read by a successive read of the
UART1RXSts register.
28
12
0x808C_0000 - Read/Write
0x0000_0000
UART Data Register
RSVD:
DATA:
RSVD
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Reserved. Unknown During Read.
UART Data: read for receive data, write for transmit data
24
8
RSVD
23
7
UART1 With HDLC and Modem Control Signals
22
6
21
5
20
4
DATA
19
3
EP93xx User’s Guide
18
2
17
1
14-17
16
0
14