IPR-POSPHY4 Altera, IPR-POSPHY4 Datasheet - Page 106
IPR-POSPHY4
Manufacturer Part Number
IPR-POSPHY4
Description
IP CORE Renewal Of IP-POSPHY4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-POSPHY4
Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
POS-PHY Level 4 Interface, Link-Layer/PHY Layer
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 106 of 144
- Download datasheet (3Mb)
6–6
Table 6–4. Error Simulation Using the Testbench Module (Part 2 of 2)
Transmitter Testbench Description
POS-PHY Level 4 MegaCore Function User Guide
err_rd_dip4
err_rd_pr
err_rd_sob
err_rd_sop8
err_rd_tp
Error Signal
The testbench provided with the transmitter variations of the POS-PHY Level 4
MegaCore function tests the following functions:
■
■
■
■
■
Using the Avalon-MM interface, programs the calendar if Asymmetric Port
Support is turned on (refer to
Synchronization of the MegaCore function with a training pattern
Data integrity from the Atlantic back-end interface through the user’s
configuration to the SPI-4.2 interface
Sends data from multiple ports to the SPI-4.2 interface
Verifies that the MegaCore function responds to backpressure on the SPI-4.2
interface (this test can be turned on and off)
Using the pkt2 task, send in packets with error code 9:
spi_gen.pkt2(<port>,/*err*/9,<size>,<pkt_num>);
This is a catch all error for miscellaneous protocol errors. For example, a payload control word
followed by a payload control word:
spi_gen.cw2(1'b1,1'b00,1'b1,8'h05,1'b0); // Payload control word with SOP
for port 5
spi_gen.cw2(1'b1,1'b00,1'b0,8'h02,1'b0); // Payload control word with
Continue for port 2
Send in a data burst that is not properly started, with a payload control word:
spi_gen.cw2(1'b0,1'b00,1'b0,8'h03,1'b0); // Control word without payload
cw bit
set spi_gen.pay(16'h1234);
spi_gen.pay(16'h4567);
Send in packets with SOPs less than 8 cycles apart:
spi_gen.cw2(/*cw_type*/1'b1,/*eop*/2'b00,/*sop*/1'b1,<port>,/*dip4err*/1'b0
);
spi_gen.pay(16'h1234);
spi_gen.pay(16'h4567);
spi_gen.cw2(/*cw_type*/1'b1,/*eop*/2'b00,/*sop*/1'b1,<port>,/*dip4err*/1'b0
);
spi_gen.pay(16'h89ab);
spi_gen.pay(16'hcdef);
Send in a corrupted training pattern:
repeat (10) spi_gen.cw(16'h0FFF,1'b0); // Send 10 training control word
repeat (99) spi_gen.pay(16'h000F); // Create a tp error with 99 training
data words
Only works after the MegaCore function is aligned with DPA.
Appendix
Testbench Simulation
E.)
December 2010 Altera Corporation
Transmitter Testbench Description
Chapter 6: Testbench
Related parts for IPR-POSPHY4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: