IPR-POSPHY4 Altera, IPR-POSPHY4 Datasheet - Page 130
IPR-POSPHY4
Manufacturer Part Number
IPR-POSPHY4
Description
IP CORE Renewal Of IP-POSPHY4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-POSPHY4
Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
POS-PHY Level 4 Interface, Link-Layer/PHY Layer
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 130 of 144
- Download datasheet (3Mb)
F–2
Dynamic Alignment
Figure F–2. Dynamic Alignment Timing Diagram
Altera Solutions
POS-PHY Level 4 MegaCore Function User Guide
Clock
Data 1
Inferred
Sample Clock
Phase Aligned
Sample for
Data 1
Data 2
Phase Aligned
Sample for
Data 2
Dynamic alignment allows for greater skew between the inputs. At the receiver, the
frequency (hence sampling rate) is known, but the actual phase of the data is not. Each
receiver channel looks onto the incoming data and samples at the center of the data
eye. Additional logic is required to account for the skews in sampling the data. These
skews arise when the data is realigned in time to reconstitute the data as it was
originally sent.
The timing margin for a dynamically-aligned system generally excludes the
differential skews between data signals. In this case, the timing margin is calculated
from the clock frequency by subtracting the receiver sampling window, jitter
components, and any sampling errors introduced into the receiver. Transmitter output
delays or skews, or interconnection skews can be ignored because the receiver’s
dynamic phase aligner compensates for them.
Dynamic alignment is appropriate where the skews between signals cannot be
controlled, which is common where signals pass through multiple connectors, or
where devices can be interchanged. It typically provides a much larger timing margin
than static alignment.
Figure F–2
Altera supports both static and dynamic alignment as a system solution.
shows an example of dynamic alignment.
Phase Delay
Phase Delay
Appendix F: Static and Dynamic Phase Alignment
December 2010 Altera Corporation
Dynamic Alignment
Related parts for IPR-POSPHY4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: