IPR-POSPHY4 Altera, IPR-POSPHY4 Datasheet - Page 32
IPR-POSPHY4
Manufacturer Part Number
IPR-POSPHY4
Description
IP CORE Renewal Of IP-POSPHY4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-POSPHY4
Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
POS-PHY Level 4 Interface, Link-Layer/PHY Layer
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 32 of 144
- Download datasheet (3Mb)
3–10
Table 3–3. User-Controlled Option
Table 3–4. 2 RAM Block Support
POS-PHY Level 4 MegaCore Function User Guide
Starving
Starving
Starving
Hungry
Hungry
Satisfied
Receiver
Transmitter
Data Flow
Direction
FIFO RAM Blocks
User Status Value
f
1
1
Shared Buffer
with Embedded
Addressing
Individual
Buffers
Buffer Mode
If you turn off Safe External (User Controlled) Status, you can overflow the internal
FIFO buffer.
For more information, refer to
The option to select 2 FIFO RAM blocks depends on the parameters you select on the
Basic Parameters tab. These parameters affect the FIFO buffer size and FIFO buffer
width, both of which play a role in memory utilization.
When you select 2 FIFO RAM blocks, the timing performance of the MegaCore
function may decrease (because the memory rdata bus is unregistered, as opposed to
registered for 4 FIFO RAM blocks). Altera recommends that you do full compilations
for both configurations before deciding which one to choose.
Use 2 FIFO RAM block only if it gives an improvement in memory utilization and if
your timing requirements are still met.
Table 3–3
all configuration.
Any
shows the support for the 2 FIFO RAM block. 4 FIFO RAM block supports
Data Path Width
Starving
Hungry
Satisfied
Starving or Hungry
Satisfied
Any
Any
128
Any
32
64
FIFO Buffer Status Value
Atlantic Interface
“Status Processor” on page
Width
Any
128
128
Any
32
64
64
Lite Transmitter
Starving
Hungry
Satisfied
Hungry
Satisfied
Satisfied
Any
Any
Any
Yes
No
—
—
—
4–7.
December 2010 Altera Corporation
Sent Status Value
Chapter 3: Parameter Settings
2 RAM Block Support
Optional Features
Yes
Yes
Yes
Yes
No
No
No
No
Related parts for IPR-POSPHY4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: