EP20K400CB652C7 Altera, EP20K400CB652C7 Datasheet - Page 50

no-image

EP20K400CB652C7

Manufacturer Part Number
EP20K400CB652C7
Description
APEX 20KC
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K400CB652C7
Quantity:
78
Part Number:
EP20K400CB652C7
Manufacturer:
ALTERA
0
Part Number:
EP20K400CB652C7ES
Manufacturer:
ALTERA
Quantity:
210
Part Number:
EP20K400CB652C7ES
Manufacturer:
ALTERA
0
Part Number:
EP20K400CB652C7N
Manufacturer:
ALTERA
0
APEX 20KC Programmable Logic Device Data Sheet
Notes to
(1)
(2)
(3)
(4)
(5)
SignalTap
Embedded
Logic Analyzer
50
f
f
CLOCK1_EXT
IN
Table 12. APEX 20KC Clock Input & Output Parameters (Part 2 of 2)
Symbol
All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications
are not met, creating an erroneous clock within the device.
The maximum lock time is 40 µs or 2,000 input clock cycles, whichever occurs first.
Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs remain
disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins
once the CLKLK_ENA pin goes high in user mode.
The PLL VCO operating range is 200 MHz ≤ f
Contact Altera Applications for information on these parameters.
Tables 11
Output clock frequency for
external clock1 output
Input clock frequency
and 12:
Parameter
APEX 20KC devices include device enhancements to support the
SignalTap embedded logic analyzer. By including this circuitry, the
APEX 20KC device provides the ability to monitor design operation over
a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer
can analyze internal logic at speed without bringing internal signals to the
I/O pins. This feature is particularly important for advanced packages
such as FineLine BGA packages because adding a connection to a pin
during the debugging process can be difficult after a board is designed
and manufactured.
SSTL-2 Class II
SSTL-3 Class II
SSTL-2 Class II
SSTL-3 Class II
SSTL-2 Class I
SSTL-3 Class I
SSTL-2 Class I
SSTL-3 Class I
VCO
I/O Standard
3.3-V LVTTL
2.5-V LVTTL
1.8-V LVTTL
3.3-V LVTTL
2.5-V LVTTL
1.8-V LVTTL
LVDS
LVDS
GTL+
GTL+
≤ 840 MHz for LVDS mode.
-7 Speed Grade
Min
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
Max
Note (1)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
-8 Speed Grade
Min
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
Altera Corporation
Max
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz

Related parts for EP20K400CB652C7