ADC0858CIN National Semiconductor, ADC0858CIN Datasheet - Page 17

• Manufacturer Part Number: ADC0858CIN
• Description: IC DATA ACQUISITION/MON 20-DIP
• Manufacturer: National Semiconductor
• Type: Data Acquisition System (DAS)r

Specifications of ADC0858CIN

• Resolution (bits): 8 b
• Data Interface: NSC MICROWIRE™, Serial
• Voltage Supply Source: Single Supply
• Voltage - Supply: 5V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Through Hole
• Package / Case: *
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Sampling Rate (per Second): -
• Other names: *ADC0858CIN

Functional Description
croprocessor can then initiate an A D conversion on any
channel(s) The ADC0851 includes two additional output
pins COMPL and COMPH During watchdog operation if
either of the inputs exceeds its respective window bounds
then not only is an interrupt generated but a logic low at
COMPL or COMPH indicates whether the lower or upper
boundary was crossed
A mode register within the ADC0851 8 allows the device to
be used in any one of the eight modes of operation as de-
scribed in the ‘‘general overview’’ section
The features described make the ADC0851 8 ideal for use
in microprocessor-based automotive instrumentation and
control applications Such applications often require moni-
toring of various transducer signals and comparison against
pre-programmed window limits With its watchdog opera-
tion the ADC0851 8 frees up the microprocessor from hav-
ing to continually monitor the analog variables the micro-
processor is interrupted only when the input signal crosses
the preset bounds Furthermore the window limits can easi-
ly be changed with simple software control
Applications Information
I Digital Interface Considerations
The ADC0851 and ADC0858 communicate data serially
over the DI (Data Input) and DO (Data Output) pins The
data transfer is synchronous with the external clock (CLK)
signal and is clocked in or out of the device at the rising
edge of clock Note that although the output data is clocked
out starting at the rising edge of CLK the data is valid at the
falling edge of CLK
All internal timing in the device is with respect to the oscilla-
tor clock The oscillator frequency is set by connecting a
resistor from the OSC pin (pin 2 for ADC0851 or ADC0858)
to V
period of the oscillator clock will determine the A D conver-
sion time and chip select (CS) high duration as will be dis-
cussed in the following sections
1 0 Modes of Operation
To initiate the operation of the device in any one of the eight
modes the chip select (CS) line must go low After a CS low
is detected serial input data at the DI pin is clocked in start-
ing at the first rising edge of the serial clock The first four
bits of the input word are reserved for specifying the mode
CC
and a capacitor from the OSC pin to ground The
(Continued)
FIGURE 2 Read Power Flag after
Power Up ADC0851 ADC0858
17
of operation with the first bit of the input word always being
a logic ‘‘1’’ Table I shows the mode addresses for selecting
the different modes of operation
1 1 POWER FAILURE DETECTION
INITIALIZATION AFTER POWER-UP
Upon power up the device is automatically configured in the
watchdog mode The status of the power flag bit P pro-
vides power failure indication to the microprocessor The
timing diagram of Figure 2 shows the sequence of events
First consider the case of initial power up After power is
applied CS should be brought high Bringing CS high caus-
es the INT pin to go low which signals the microprocessor
that a failure has occurred The microprocessor can then
interrogate the device as to the type of failure by bringing
CS low When CS goes low it resets the INT pin to high and
the output data is read starting at the first rising edge of
clock (CLK) after CS has gone low Since this is the first
read cycle after power up the power flag bit P is set high
and appears at the rising edge of the seventeenth clock
cycle after CS low is detected (Figure 2) After the power
flag is read by the microprocessor CS is taken high Note
that the duration for which CS remains high (after the power
flag is read) must be less than eight oscillator clock periods
for ADC0851 and less than thirty-two oscillator clock peri-
ods for ADC0858 This is required to interrupt the device
from watchdog mode so that when CS goes low the device
reads a valid data input (DI) word and configures to a new
mode
During normal operation the power flag bit is reset to zero
after the first ‘‘read’’ cycle and will be updated to a ‘‘1’’ only
if a power interruption occurs
M3
1
1
1
1
1
1
1
1
Mode Address
M2
0
0
0
0
1
1
1
1
TABLE I Modes of Operation
M1
0
0
1
1
0
0
1
1
M0
0
1
0
1
0
1
0
1
Watchdog
Write One Limit
One A D Conversion
Read One Limit
Test (for Factory Use Only)
Write All Limits
Auto A D Conversion
Read All Limits
Mode
TL H 11021– 30