IC MAX 7000 CPLD 64 100-TQFP

EPM7064STI100-7N

Manufacturer Part NumberEPM7064STI100-7N
DescriptionIC MAX 7000 CPLD 64 100-TQFP
ManufacturerAltera
SeriesMAX® 7000
EPM7064STI100-7N datasheet
 


Specifications of EPM7064STI100-7N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max7.5ns
Voltage Supply - Internal4.5 V ~ 5.5 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o68Operating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case100-TQFP, 100-VQFP
Voltage5VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-2315
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Page 32/66

Download datasheet (2Mb)Embed
PrevNext
MAX 7000 Programmable Logic Device Family Data Sheet
Table 20. MAX 7000 & MAX 7000E Internal Timing Parameters
Symbol
Parameter
t
Input pad and buffer delay
IN
t
I/O input pad and buffer delay
IO
t
Fast input delay
FIN
t
Shared expander delay
SEXP
t
Parallel expander delay
PEXP
t
Logic array delay
LAD
t
Logic control array delay
LAC
t
Internal output enable delay
IOE
t
Output buffer and pad delay
OD1
Slow slew rate = off, V
CCIO
t
Output buffer and pad delay
OD2
Slow slew rate = off, V
CCIO
t
Output buffer and pad delay
OD3
Slow slew rate = on,
V
= 5.0 V or 3.3 V
CCIO
t
Output buffer enable delay
ZX1
Slow slew rate = off, V
CCIO
t
Output buffer enable delay
ZX2
Slow slew rate = off, V
CCIO
t
Output buffer enable delay
ZX3
Slow slew rate = on
V
= 5.0 V or 3.3 V
CCIO
t
Output buffer disable delay
XZ
t
Register setup time
SU
t
Register hold time
H
t
Register setup time of fast input
FSU
t
Register hold time of fast input
FH
t
Register delay
RD
t
Combinatorial delay
COMB
t
Array clock delay
IC
t
Register enable time
EN
t
Global control delay
GLOB
t
Register preset time
PRE
t
Register clear time
CLR
t
PIA delay
PIA
t
Low-power adder
LPA
32
Conditions
Speed Grade -6
Min
(2)
(2)
C1 = 35 pF
= 5.0 V
C1 = 35 pF
(7)
= 3.3 V
C1 = 35 pF
(2)
C1 = 35 pF
= 5.0 V
C1 = 35 pF
(7)
= 3.3 V
C1 = 35 pF
(2)
C1 = 5 pF
3.0
1.5
(2)
2.5
(2)
0.5
(8)
Note (1)
Speed Grade -7
Max
Min
Max
0.4
0.5
0.4
0.5
0.8
1.0
3.5
4.0
0.8
0.8
2.0
3.0
2.0
3.0
2.0
2.0
2.0
2.5
2.5
7.0
7.0
4.0
4.0
4.5
4.5
9.0
9.0
4.0
4.0
3.0
2.0
3.0
0.5
0.8
1.0
0.8
1.0
2.5
3.0
2.0
3.0
0.8
1.0
2.0
2.0
2.0
2.0
0.8
1.0
10.0
10.0
Altera Corporation
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns