EPM7064STI100-7N Altera, EPM7064STI100-7N Datasheet - Page 49

IC MAX 7000 CPLD 64 100-TQFP

EPM7064STI100-7N

Manufacturer Part Number
EPM7064STI100-7N
Description
IC MAX 7000 CPLD 64 100-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064STI100-7N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
68
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2315

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064STI100-7N
Manufacturer:
POWER
Quantity:
34 900
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA21
Quantity:
770
Part Number:
EPM7064STI100-7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA
0
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA21
Quantity:
13 976
Altera Corporation
t
t
t
t
t
t
t
f
t
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
Symbol
IN
IO
FIN
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
ZX3
XZ
SU
AH
ACO1
ACH
ACL
CPPW
ODH
CNT
CNT
ACNT
ACNT
MAX
Table 35. EPM7192S External Timing Parameters (Part 2 of 2)
Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2)
Array clock hold time
Array clock to output delay
Array clock high time
Array clock low time
Minimum pulse width for clear
and preset
Output data hold time after
clock
Minimum global clock period
Maximum internal global clock
frequency
Minimum array clock period
Maximum internal array clock
frequency
Maximum clock frequency
Input pad and buffer delay
I/O input pad and buffer delay
Fast input delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad delay
Output buffer and pad delay
Output buffer and pad delay
Output buffer enable delay
Output buffer enable delay
Output buffer enable delay
Output buffer disable delay
Register setup time
Parameter
Parameter
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 5 pF
C1 = 35 pF
(2)
C1 = 35 pF
(4)
(4)
(5)
Conditions
Conditions
(6)
(6)
(3)
MAX 7000 Programmable Logic Device Family Data Sheet
125.0
125.0
166.7
Min
1.8
3.0
3.0
3.0
1.0
Min
1.1
-7
-7
Max
7.8
8.0
8.0
Max
Note (1)
Note (1)
0.3
0.3
3.2
4.2
1.2
3.1
3.1
0.9
0.5
1.0
5.5
4.0
4.5
9.0
4.0
Speed Grade
100.0
100.0
125.0
Min
3.0
4.0
4.0
4.0
1.0
Speed Grade
Min
2.0
-10
-10
Max
10.0
10.0
10.0
Max
0.5
0.5
1.0
5.0
0.8
5.0
5.0
2.0
1.5
2.0
5.5
5.0
5.5
9.0
5.0
100.0
Min
76.9
76.9
4.0
6.0
6.0
6.0
1.0
Min
4.0
-15
-15
Max
13.0
15.0
13.0
Max
10.0
2.0
2.0
2.0
8.0
1.0
6.0
6.0
3.0
4.0
5.0
7.0
6.0
7.0
6.0
Unit
MHz
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
49

Related parts for EPM7064STI100-7N