EPM7064STI100-7N Altera, EPM7064STI100-7N Datasheet - Page 45

IC MAX 7000 CPLD 64 100-TQFP

EPM7064STI100-7N

Manufacturer Part Number
EPM7064STI100-7N
Description
IC MAX 7000 CPLD 64 100-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064STI100-7N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
68
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2315

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064STI100-7N
Manufacturer:
POWER
Quantity:
34 900
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA21
Quantity:
770
Part Number:
EPM7064STI100-7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA
0
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064STI100-7N
Manufacturer:
ALTERA21
Quantity:
13 976
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
IN
IO
FIN
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
ZX3
XZ
SU
H
FSU
FH
RD
COMB
IC
EN
GLOB
PRE
CLR
PIA
LPA
Table 32. EPM7128S Internal Timing Parameters
Input pad and buffer delay
I/O input pad and buffer delay
Fast input delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad delay
Output buffer and pad delay
Output buffer and pad delay
Output buffer enable delay
Output buffer enable delay
Output buffer enable delay
Output buffer disable delay
Register setup time
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
Low-power adder
Parameter
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 5 pF
(7)
(8)
Conditions
(6)
(6)
MAX 7000 Programmable Logic Device Family Data Sheet
Min Max Min Max Min Max Min Max
1.0
1.7
1.9
0.6
Note (1)
-6
11.0
0.2
0.2
3.0
3.0
0.7
0.4
0.9
4.0
4.5
9.0
1.4
2.0
1.4
2.6
3.7
1.1
5.4
4.0
1.0
3.1
3.0
2.4
2.4
3.0
2.0
3.0
0.5
-7
Speed Grade
10.0
0.5
0.5
1.0
4.0
0.8
3.0
3.0
2.0
2.0
2.5
7.0
4.0
4.5
9.0
4.0
1.0
1.0
3.0
3.0
1.0
2.0
2.0
1.0
2.0
5.0
3.0
0.5
-10
11.0
0.5
0.5
5.0
5.0
2.0
1.5
2.0
5.5
5.0
5.5
2.0
5.0
1.0
1.0
1.0
5.0
0.8
9.0
5.0
2.0
5.0
3.0
3.0
4.0
4.0
2.0
1.0
-15
13.0
10.0
2.0
2.0
2.0
8.0
1.0
6.0
6.0
3.0
4.0
5.0
8.0
6.0
7.0
6.0
1.0
1.0
6.0
6.0
1.0
4.0
4.0
2.0
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
45

Related parts for EPM7064STI100-7N