IC CYCLONE II FPGA 5K 256-FBGA

 

EP2C5F256C8

Manufacturer Part NumberEP2C5F256C8
DescriptionIC CYCLONE II FPGA 5K 256-FBGA
ManufacturerAltera
SeriesCyclone® II
EP2C5F256C8 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP2C5F256C8

Number Of Logic Elements/cells4608Number Of Labs/clbs288
Total Ram Bits119808Number Of I /o158
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case256-FBGA
Family NameCyclone® IINumber Of Logic Blocks/elements4608
# I/os (max)158Frequency (max)402.58MHz
Process Technology90nmOperating Supply Voltage (typ)1.2V
Logic Cells4608Ram Bits119808
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range0C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count256
Package TypeFBGANo. Of Macrocells4608
Family TypeCyclone IINo. Of I/o's158
Clock ManagementPLLI/o Supply Voltage3.6V
Operating Frequency Max320MHzRohs CompliantNo
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
Other names544-1446  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 141
142
Page 142
143
Page 143
144
Page 144
145
Page 145
146
Page 146
147
Page 147
148
Page 148
149
Page 149
150
Page 150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Page 150/168

Download datasheet (3Mb)Embed
PrevNext
Timing Specifications
Table 5–49. Mini-LVDS Transmitter Timing Specification (Part 2 of 2)
–6 Speed Grade
Symbol
Conditions
Min
Device
×10
100
operation
×8
80
in Mbps
×7
70
×4
40
×2
20
×1
10
t
45
D U T Y
TCCS
Output
jitter (peak
to peak)
t
20–80%
R I S E
t
80–20%
F A L L
t
L O C K
In order to determine the transmitter timing requirements, mini-LVDS
receiver timing requirements on the other end of the link must be taken
into consideration. The mini-LVDS receiver timing parameters are
typically defined as t
timing parameter specifications are t
Refer to
The AC timing requirements for mini-LVDS are shown in
Figure 5–6. mini-LVDS Transmitter AC Timing Specification
LVDSCLK[]n
LVDSCLK[]p
LVDS[]p
LVDS[]n
Notes to
Figure
5–6:
(1)
The data setup time, t
, is 0.225 × TUI.
SU
(2)
The data hold time, t
, is 0.225 × TUI.
H
5–60
Cyclone II Device Handbook, Volume 1
–7 Speed Grade
Typ
Max
Min
Typ
Max
311
100
311
311
80
311
311
70
311
311
40
311
311
20
311
311
10
311
55
45
55
200
200
500
500
500
500
500
500
100
100
and t
requirements. Therefore, the transmitter
SU
H
CO
Figure 5–4
for the timing budget.
TUI
t
(1)
t
(2)
t
(1)
SU
H
SU
–8 Speed Grade
Unit
Min
Typ
Max
100
311
Mbps
80
311
Mbps
70
311
Mbps
40
311
Mbps
20
311
Mbps
10
311
Mbps
45
55
%
200
ps
500
ps
500
ps
500
ps
μs
100
(minimum) and t
(maximum).
CO
Figure
5–6.
t
(2)
H
Altera Corporation
February 2008