EP2C5F256C8 | |
|---|---|
| Manufacturer Part Number | EP2C5F256C8 |
| Description | IC CYCLONE II FPGA 5K 256-FBGA |
| Manufacturer | Altera |
| Series | Cyclone® II |
| EP2C5F256C8 datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of EP2C5F256C8 | |||
|---|---|---|---|
| Number Of Logic Elements/cells | 4608 | Number Of Labs/clbs | 288 |
| Total Ram Bits | 119808 | Number Of I /o | 158 |
| Voltage - Supply | 1.15 V ~ 1.25 V | Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C | Package / Case | 256-FBGA |
| Family Name | Cyclone® II | Number Of Logic Blocks/elements | 4608 |
| # I/os (max) | 158 | Frequency (max) | 402.58MHz |
| Process Technology | 90nm | Operating Supply Voltage (typ) | 1.2V |
| Logic Cells | 4608 | Ram Bits | 119808 |
| Operating Supply Voltage (min) | 1.15V | Operating Supply Voltage (max) | 1.25V |
| Operating Temp Range | 0C to 85C | Operating Temperature Classification | Commercial |
| Mounting | Surface Mount | Pin Count | 256 |
| Package Type | FBGA | No. Of Macrocells | 4608 |
| Family Type | Cyclone II | No. Of I/o's | 158 |
| Clock Management | PLL | I/o Supply Voltage | 3.6V |
| Operating Frequency Max | 320MHz | Rohs Compliant | No |
| Lead Free Status / RoHS Status | Contains lead / RoHS non-compliant | Number Of Gates | - |
| Other names | 544-1446 | ||
PrevNext
I/O Banks
The I/O pins on Cyclone II devices are grouped together into I/O banks
and each bank has a separate power bus. EP2C5 and EP2C8 devices have
four I/O banks (see
EP2C50, and EP2C70 devices have eight I/O banks (see
Each device I/O pin is associated with one I/O bank. To accommodate
voltage-referenced I/O standards, each Cyclone II I/O bank has a VREF
bus. Each bank in EP2C5, EP2C8, EP2C15, EP2C20, EP2C35, and EP2C50
devices supports two VREF pins and each bank of EP2C70 supports four
VREF pins. When using the VREF pins, each VREF pin must be properly
connected to the appropriate voltage level. In the event these pins are not
used as VREF pins, they may be used as regular I/O pins.
The top and bottom I/O banks (banks 2 and 4 in EP2C5 and EP2C8
devices and banks 3, 4, 7, and 8 in EP2C15, EP2C20, EP2C35, EP2C50, and
EP2C70 devices) support all I/O standards listed in
PCI/PCI-X I/O standards. The left and right side I/O banks (banks 1 and
3 in EP2C5 and EP2C8 devices and banks 1, 2, 5, and 6 in EP2C15, EP2C20,
EP2C35, EP2C50, and EP2C70 devices) support I/O standards listed in
Table
I/O standards. See
standards.
The top and bottom I/O banks (banks 2 and 4 in EP2C5 and EP2C8
devices and banks 3, 4, 7, and 8 in EP2C15, EP2C20, EP2C35, EP2C50, and
EP2C70 devices) support DDR2 memory up to 167 MHz/333 Mbps and
QDR memory up to 167 MHz/668 Mbps. The left and right side I/O
banks (1 and 3 of EP2C5 and EP2C8 devices and 1, 2, 5, and 6 of EP2C15,
EP2C20, EP2C35, EP2C50, and EP2C70 devices) only support SDR and
DDR SDRAM interfaces. All the I/O banks of the Cyclone II devices
support SDR memory up to 167 MHz/167 Mbps and DDR memory up to
167 MHz/333 Mbps.
1
Altera Corporation
February 2007
Figure
2–28), while EP2C15, EP2C20, EP2C35,
2–17, except SSTL-18 class II, HSTL-18 class II, and HSTL-15 class II
Table 2–17
for a complete list of supported I/O
DDR2 and QDRII interfaces may be implemented in Cyclone II
side banks if the use of class I I/O standard is acceptable.
Cyclone II Device Handbook, Volume 1
Cyclone II Architecture
Figure
2–29).
Table
2–17, except the
2–57
Related parts for EP2C5F256C8 | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Altera Corporation | ||
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 256-FBGA | Altera |
|
|
|
IC CYCLONE II FPGA 5K 144-TQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 144-TQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 208-PQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 144-TQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 208-PQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 144-TQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 144-TQFP | Altera |
|
|
|
IC CYCLONE II FPGA 5K 208-PQFP | Altera |
|

