IC CYCLONE II FPGA 5K 256-FBGA

 

EP2C5F256C8

Manufacturer Part NumberEP2C5F256C8
DescriptionIC CYCLONE II FPGA 5K 256-FBGA
ManufacturerAltera
SeriesCyclone® II
EP2C5F256C8 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP2C5F256C8

Number Of Logic Elements/cells4608Number Of Labs/clbs288
Total Ram Bits119808Number Of I /o158
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case256-FBGA
Family NameCyclone® IINumber Of Logic Blocks/elements4608
# I/os (max)158Frequency (max)402.58MHz
Process Technology90nmOperating Supply Voltage (typ)1.2V
Logic Cells4608Ram Bits119808
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range0C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count256
Package TypeFBGANo. Of Macrocells4608
Family TypeCyclone IINo. Of I/o's158
Clock ManagementPLLI/o Supply Voltage3.6V
Operating Frequency Max320MHzRohs CompliantNo
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
Other names544-1446  
show all specifications
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Page 75/168

Download datasheet (3Mb)Embed
PrevNext
CII51003-2.2
IEEE Std. 1149.1
All Cyclone
the IEEE Std. 1149.1. JTAG boundary-scan testing can be performed
(JTAG) Boundary
either before or after, but not during configuration. Cyclone II devices can
Scan Support
also use the JTAG port for configuration with the Quartus
hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc).
Cyclone II devices support IOE I/O standard reconfiguration through the
JTAG BST chain. The JTAG chain can update the I/O standard for all
input and output pins any time before or during user mode through the
CONFIG_IO instruction. You can use this capability for JTAG testing
before configuration when some of the Cyclone II pins drive or receive
from other devices on the board using voltage-referenced standards.
Since the Cyclone II device might not be configured before JTAG testing,
the I/O pins may not be configured for appropriate electrical standards
for chip-to-chip communication. Programming the I/O standards via
JTAG allows you to fully test I/O connections to other devices.
f
For information on I/O reconfiguration, refer to the MorphIO: An I/O
Reconfiguration Solution for Altera Devices White Paper.
A device operating in JTAG mode uses four required pins: TDI, TDO, TMS,
and TCK. The TCK pin has an internal weak pull-down resister, while the
TDI and TMS pins have weak internal pull-up resistors. The TDO output
pin and all JTAG input pin voltage is determined by the V
where it resides. The bank V
1.8-, 2.5-, or 3.3-V compatible.
1
Altera Corporation
February 2007
3. Configuration & Testing
®
II devices provide JTAG BST circuitry that complies with
selects whether the JTAG inputs are 1.5-,
CCIO
®
Stratix
II, Stratix, Cyclone II and Cyclone devices must be
within the first 8 devices in a JTAG chain. All of these devices
have the same JTAG controller. If any of the Stratix II, Stratix,
Cyclone II or Cyclone devices are in the 9th of further position,
they fail configuration. This does not affect Signal Tap II.
®
II software or
of the bank
CCIO
3–1

Related parts for EP2C5F256C8

Part Number DescriptionManufacturer Datasheet
  EP2C5F256C6N Altera Corporation
EP2C5F256C8N  EP2C5F256C8N IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5F256I8N  EP2C5F256I8N IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5F256I8  EP2C5F256I8 IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5F256C7  EP2C5F256C7 IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5F256C7N  EP2C5F256C7N IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5F256C6  EP2C5F256C6 IC CYCLONE II FPGA 5K 256-FBGA Altera
EP2C5T144C8N  EP2C5T144C8N IC CYCLONE II FPGA 5K 144-TQFP Altera
EP2C5T144C8  EP2C5T144C8 IC CYCLONE II FPGA 5K 144-TQFP Altera
EP2C5Q208C8  EP2C5Q208C8 IC CYCLONE II FPGA 5K 208-PQFP Altera
EP2C5T144I8N  EP2C5T144I8N IC CYCLONE II FPGA 5K 144-TQFP Altera
EP2C5Q208C7N  EP2C5Q208C7N IC CYCLONE II FPGA 5K 208-PQFP Altera
EP2C5T144I8  EP2C5T144I8 IC CYCLONE II FPGA 5K 144-TQFP Altera
EP2C5T144C7  EP2C5T144C7 IC CYCLONE II FPGA 5K 144-TQFP Altera
EP2C5Q208C7  EP2C5Q208C7 IC CYCLONE II FPGA 5K 208-PQFP Altera