IC CYCLONE II FPGA 5K 256-FBGA

 

EP2C5F256C8

Manufacturer Part NumberEP2C5F256C8
DescriptionIC CYCLONE II FPGA 5K 256-FBGA
ManufacturerAltera
SeriesCyclone® II
EP2C5F256C8 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP2C5F256C8

Number Of Logic Elements/cells4608Number Of Labs/clbs288
Total Ram Bits119808Number Of I /o158
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case256-FBGA
Family NameCyclone® IINumber Of Logic Blocks/elements4608
# I/os (max)158Frequency (max)402.58MHz
Process Technology90nmOperating Supply Voltage (typ)1.2V
Logic Cells4608Ram Bits119808
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range0C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count256
Package TypeFBGANo. Of Macrocells4608
Family TypeCyclone IINo. Of I/o's158
Clock ManagementPLLI/o Supply Voltage3.6V
Operating Frequency Max320MHzRohs CompliantNo
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
Other names544-1446  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
Page 151
152
Page 152
153
Page 153
154
Page 154
155
Page 155
156
Page 156
157
Page 157
158
Page 158
159
Page 159
160
Page 160
161
162
163
164
165
166
167
168
Page 155/168

Download datasheet (3Mb)Embed
PrevNext
Table 5–53
devices.
Table 5–53. Cyclone II JTAG Timing Parameters and Values
Symbol
Parameter
TCK
t
clock period
J C P
TCK
t
clock high time
J C H
TCK
t
clock low time
J C L
t
JTAG port setup time
J P S U
t
JTAG port hold time
J P H
t
JTAG port clock to output
J P C O
t
JTAG port high impedance to valid output
J P Z X
t
JTAG port valid output to high impedance
J P X Z
t
Capture register setup time
J S S U
t
Capture register hold time
J S H
t
Update register clock to output
J S C O
t
Update register high impedance to valid output
J S Z X
t
Update register valid output to high impedance
J S X Z
Notes to
Table
5–53:
(1)
This information is preliminary.
(2)
This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For
1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port and capture register clock setup time is 3 ns and port
clock to output time is 15 ns.
1
f
For more information on JTAG, refer to the
Boundary-Scan Testing for Cyclone II Devices
Handbook.
Altera Corporation
February 2008
DC Characteristics and Timing Specifications
shows the JTAG timing parameters and values for Cyclone II
Min
(2)
(2)
(2)
(2)
(2)
Cyclone II devices must be within the first 17 devices in a JTAG
chain. All of these devices have the same JTAG controller. If any
of the Cyclone II devices are in the 18th position or after they will
fail configuration. This does not affect the SignalTap
analyzer.
Max
Unit
40
ns
20
ns
20
ns
5
ns
10
ns
13
ns
13
ns
13
ns
5
ns
10
ns
25
ns
25
ns
25
ns
®
II logic
IEEE 1149.1 (JTAG)
chapter in the Cyclone II
Cyclone II Device Handbook, Volume 1
5–65