IC CYCLONE II FPGA 5K 256-FBGA

 

EP2C5F256C8

Manufacturer Part NumberEP2C5F256C8
DescriptionIC CYCLONE II FPGA 5K 256-FBGA
ManufacturerAltera
SeriesCyclone® II
EP2C5F256C8 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP2C5F256C8

Number Of Logic Elements/cells4608Number Of Labs/clbs288
Total Ram Bits119808Number Of I /o158
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case256-FBGA
Family NameCyclone® IINumber Of Logic Blocks/elements4608
# I/os (max)158Frequency (max)402.58MHz
Process Technology90nmOperating Supply Voltage (typ)1.2V
Logic Cells4608Ram Bits119808
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range0C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count256
Package TypeFBGANo. Of Macrocells4608
Family TypeCyclone IINo. Of I/o's158
Clock ManagementPLLI/o Supply Voltage3.6V
Operating Frequency Max320MHzRohs CompliantNo
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
Other names544-1446  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
Page 151
152
Page 152
153
Page 153
154
Page 154
155
Page 155
156
Page 156
157
Page 157
158
Page 158
159
Page 159
160
Page 160
161
162
163
164
165
166
167
168
Page 151/168

Download datasheet (3Mb)Embed
PrevNext
Tables 5–50
devices. Cyclone II devices support LVDS receivers at data rates up to
805 Mbps, and LVDS transmitters at data rates up to 640 Mbps.
Table 5–50. LVDS Transmitter Timing Specification (Part 1 of 2)
–6 Speed Grade
Symbol
Conditions
Min
Typ
f
×10
10
H S C L K
(input
clock
×8
10
fre-
quency)
×7
10
×4
10
×2
10
×1
10
HSIODR
×10
100
×8
80
×7
70
×4
40
×2
20
×1
10
t
45
D U T Y
TCCS
(3)
Output
jitter
(peak to
peak)
t
20–80%
150
200
R I S E
Altera Corporation
February 2008
DC Characteristics and Timing Specifications
and
5–51
show the LVDS timing budget for Cyclone II
–7 Speed Grade
Max
Max
Max
Min
Typ
(1)
(2)
(1)
320
320
10
275
320
320
10
275
320
320
10
275
320
320
10
275
320
320
10
275
402.5 402.5
10
402.5 402.5
640
640
100
550
640
640
80
550
640
640
70
550
640
640
40
550
640
640
20
550
402.5 402.5
10
402.5 402.5
55
45
55
160
200
200
500
500
250
150
200
250
Cyclone II Device Handbook, Volume 1
–8 Speed Grade
Max
Max
Max
Min
Typ
(2)
(1)
(2)
155.5
320
10
320
(4)
(6)
155.5
320
10
320
(4)
(6)
155.5
320
10
320
(4)
(6)
320
10
155.5
320
(4)
(6)
320
10
155.5
320
(4)
(6)
10
402.5
402.5
(8)
(8)
640
100
311
550
(5)
(7)
640
80
311
550
(5)
(7)
640
70
311
550
(5)
(7)
640
40
311
550
(5)
(7)
640
20
311
550
(5)
(7)
10
402.5
402.5
(9)
(9)
45
55
312.5
363.6
200
550
(10)
150
200
250
(11)
Unit
MHz
MHz
MHz
MHz
MHz
MHz
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
%
ps
ps
ps
ps
5–61