ISP1181BDGG ST-Ericsson Inc, ISP1181BDGG Datasheet - Page 45

no-image

ISP1181BDGG

Manufacturer Part Number
ISP1181BDGG
Description
IC USB CNTRLR FULL-SPD 48-TSSOP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1181BDGG

Controller Type
USB Peripheral Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
26mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1002-5
ISP1181BDGG,112

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1181BDGG
Manufacturer:
NXP
Quantity:
1 200
Part Number:
ISP1181BDGG
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
ISP1181BDGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
9397 750 13958
Product data
Fig 12. Oscillator and LazyClock logic.
Fig 13. CLKOUT signal timing at ‘suspend’ and ‘resume’.
If enabled, the 100 kHz
SUSPEND
GOSUSP
WAKEUP
CLKOUT
CLKDIV [ 3:0 ]
configuration
CLKRUN
NOLAZY
hardware
register
.
.
.
.
.
.
50 % LazyClock frequency will be output on pin CLKOUT during ‘suspend’ state.
SUSPEND
When ISP1181B enters ‘suspend’ state (by setting and clearing bit GOSUSP in the
Mode Register), outputs SUSPEND and CLKOUT change state after approximately
2 ms delay. When NOLAZY = 0, the clock signal on output CLKOUT does not stop,
but changes to the 100 kHz
When resuming from ‘suspend’ state by a positive pulse on input WAKEUP, output
SUSPEND is cleared and the clock signal on CLKOUT is restarted after a 0.5 ms
delay. The timing of the CLKOUT signal at ‘suspend’ and ‘resume’ is given in
Figure
13.
1.8 to 2.2 ms
Rev. 02 — 07 December 2004
XTAL OSC
4
enable
6 MHz
50 % LazyClock frequency.
LAZYCLOCK
PLL 8
enable
enable
48 MHz
100 (±50 %) kHz
Full-speed USB peripheral controller
0.5 ms
(N + 1)
N
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
PLL circuit stable
3 to 4 ms
MGS775
1
0
NOLAZY
ISP1181B
CLKOUT
MGS776
44 of 70

Related parts for ISP1181BDGG