ATmega165P Atmel Corporation, ATmega165P Datasheet - Page 306

no-image

ATmega165P

Manufacturer Part Number
ATmega165P
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega165P

Flash (kbytes)
16 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
54
Ext Interrupts
17
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega165P-16AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega165P-16ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega165P-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega165P-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega165PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega165PV-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
26.8
8019K–AVR–11/10
SPI Timing Characteristics
Table 26-7.
Notes:
See
Table 26-8.
Note:
Symbol
t
t
t
t
XLOL
BVDV
OLDV
OHDZ
10
11
12
13
14
15
16
17
18
1
2
3
4
5
6
7
8
9
Figure 26-7 on page 307
1. t
2. t
1. In SPI Programming mode the minimum SCK high/low period is:
Description
SCK period
SCK high/low
Rise/Fall time
Setup
Hold
Out to SCK
SCK to out
SCK to out high
SS low to out
SCK period
SCK high/low
Rise/Fall time
Setup
Hold
SCK to out
SCK to SS high
SS high to tri-state
SS low to SCK
commands.
- 2 t
- 3 t
WLRH
WLRH_CE
Parameter
XTAL1 Low to OE Low
BS1 Valid to DATA valid
OE Low to DATA Valid
OE High to DATA Tri-stated
Parallel Programming Characteristics, V
SPI Timing Parameters
CLCL
CLCL
is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits
for f
for f
(1)
is valid for the Chip Erase command.
CK
CK
< 12 MHz
> 12 MHz
and
Figure 26-8 on page 307
Master
Master
Master
Master
Master
Master
Master
Master
Mode
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
20 • t
4 • t
2 • t
Min
10
t
20
ck
ck
ck
ck
CC
= 5V ±10% (Continued)
for details.
See
50% duty cycle
0.5 • t
Min
Table 17-5
0
0
Typ
3.6
1.6
10
10
10
10
15
15
10
sck
ATmega165P
Typ
Max
250
250
250
Max
Units
ns
ns
µs
ns
306

Related parts for ATmega165P