W83977EF Winbond Electronics Corp America, W83977EF Datasheet - Page 12

no-image

W83977EF

Manufacturer Part Number
W83977EF
Description
Description = W83877TF Plus Kbc, GP I/O, Wake-Up, Power Fail Resume ;; Package = QFP 128
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83977EF-AW
Manufacturer:
Winbond
Quantity:
10
Part Number:
W83977EF-AW
Manufacturer:
WINBOND
Quantity:
188
Part Number:
W83977EF-AW
Manufacturer:
WB
Quantity:
1 000
Part Number:
W83977EF-AW
Manufacturer:
WINBOND/华邦
Quantity:
20 000
1.0 PIN DESCRIPTION
Note: Please refer to Section 11.2 DC CHARACTERISTICS for details.
I/O 6t
I/O 8t
I/O 8
I/O 12t
I/O 12
I/O 16u
I/OD 16u - CMOS level bi-directional pin open drain output with 16 mA sink capability with internal pull-up resistor
I/O 24t
OUT 8t
OUT 12t - TTL level output pin with 12 mA source-sink capability
OD 12
OD 24
IN t
IN c
IN cu
IN cs
IN ts
IN tsu
1.1 Host Interface
A0−A10
A11-A14
A15
D0−D5
D6−D7
IOR#
IOW#
AEN
IOCHRDY
MR
SYMBOL
- TTL level bi-directional pin with 6 mA source-sink capability
- TTL level bi-directional pin with 8 mA source-sink capability
- CMOS level bi-directional pin with 8 mA source-sink capability
- TTL level bi-directional pin with 12 mA source-sink capability
- CMOS level bi-directional pin with 12 mA source-sink capability
- CMOS level bi-directional pin with 16 mA source-sink capability with internal pull-up resistor
- TTL level bi-directional pin with 24 mA source-sink capability
- TTL level output pin with 8 mA source-sink capability
- Open-drain output pin with 12 mA sink capability
- Open-drain output pin with 24 mA sink capability
- TTL level input pin
- CMOS level input pin
- CMOS level input pin with internal pull-up resitor
- CMOS level Schmitt-triggered input pin
- TTL level Schmitt-triggered input pin
- TTL level Schmitt-triggered input pin with internal pull-up resistor
109-114
116-117
74-84
86-89
PIN
105
106
107
108
118
91
I/O
I/O
OD
IN
IN
IN
IN
I/O
IN
IN
IN
12t
12t
ts
ts
ts
ts
24
t
t
t
System address bus bits 0-10
System address bus bits 11-14
System address bus bit 15
System data bus bits 0-5
System data bus bits 6-7
CPU I/O read signal
CPU I/O write signal
System address bus enable
In EPP Mode, this pin is the IO Channel Ready output to extend
the host read/write cycle.
Master Reset; Active high; MR is low during normal operations.
-6 -
FUNCTION
Publication Release Date: April 2003
W83977EF
Revision 1.1

Related parts for W83977EF