W83977EF Winbond Electronics Corp America, W83977EF Datasheet - Page 55

no-image

W83977EF

Manufacturer Part Number
W83977EF
Description
Description = W83877TF Plus Kbc, GP I/O, Wake-Up, Power Fail Resume ;; Package = QFP 128
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83977EF-AW
Manufacturer:
Winbond
Quantity:
10
Part Number:
W83977EF-AW
Manufacturer:
WINBOND
Quantity:
188
Part Number:
W83977EF-AW
Manufacturer:
WB
Quantity:
1 000
Part Number:
W83977EF-AW
Manufacturer:
WINBOND/华邦
Quantity:
20 000
This register controls the pins of the UART used for handshaking peripherals such as modem, and
controls the diagnostic mode of the UART.
Bit 4: When this bit is set to a logical 1, the UART enters diagnostic mode by an internal loopback, as
Bit 3: The UART interrupt output is enabled by setting this bit to a logic 1. In the diagnostic mode this
Bit 2: This bit is used only in the diagnostic mode. In the diagnostic mode this bit is internally
Bit 1: This bit controls the RTS# output. The value of this bit is inverted and output to RTS#.
Bit 0: This bit controls the DTR# output. The value of this bit is inverted and output to DTR#.
This register reflects the current state of four input pins for handshake peripherals such as a modem
and records changes on these pins.
Bit 7: This bit is the opposite of the DCD# input. This bit is equivalent to bit 3 of HCR in loopback
3.2.4 Handshake Status Register (HSR) (Read/Write)
follows:
(1) SOUT is forced to logical 1, and SIN is isolated from the communication link instead of the
(2) Modem output pins are set to their inactive state.
(3) Modem input pins are isolated from the communication link and connect internally as DTR
bit is internally connected to the modem control input DCD#.
connected to the modem control input RI#.
mode.
TSR.
(bit 0 of HCR) → DSR#, RTS ( bit 1 of HCR) → CTS#, Loopback RI input ( bit 2 of HCR) →
RI#and IRQ enable ( bit 3 of HCR) → DCD#.
Aside from the above connections, the UART operates normally. This method allows the
CPU to test the UART in a convenient way.
7
0
7
0
6
6
5
0
5
4
4
3
3
2
2
-49 -
1
1
0
0
Clear to send (CTS)
Data set ready (DSR)
Ring indicator (RI)
Data carrier detect (DCD)
CTS# toggling (TCTS)
RI falling edge (FERI)
DCD# toggling (TDCD)
DSR# toggling (TDSR)
Data terminal ready (DTR)
Request to send (RTS)
Loopback RI input
IRQ enable
Internal loopback enable
Publication Release Date: April 2003
W83977EF
Revision 1.1

Related parts for W83977EF