at91sam9263 ATMEL Corporation, at91sam9263 Datasheet - Page 385

• Manufacturer Part Number: at91sam9263
• Description: At91 Arm Thumb Microcontrollers
• Manufacturer: ATMEL Corporation

28.7.2.3
Figure 28-8. Internal Interrupt Edge Triggered Source
28.7.2.4
Figure 28-9. Internal Interrupt Level Sensitive Source
28.7.3
28.7.3.1
6249D–ATARM–20-Dec-07
Normal Interrupt
Internal Interrupt Edge Triggered Source
Internal Interrupt Level Sensitive Source
Priority Controller
An 8-level priority controller drives the nIRQ line of the processor, depending on the interrupt
conditions occurring on the interrupt sources 1 to 31 (except for those programmed in Fast
Forcing).
Each interrupt source has a programmable priority level of 7 to 0, which is user-definable by writ-
ing the PRIOR field of the corresponding AIC_SMR (Source Mode Register). Level 7 is the
highest priority and level 0 the lowest.
As soon as an interrupt condition occurs, as defined by the SRCTYPE field of the AIC_SMR
(Source Mode Register), the nIRQ line is asserted. As a new interrupt condition might have hap-
pened on other interrupt sources since the nIRQ has been asserted, the priority controller
determines the current interrupt at the time the AIC_IVR (Interrupt Vector Register) is read. The
read of AIC_IVR is the entry point of the interrupt handling which allows the AIC to consider
that the interrupt has been taken into account by the software.
The current priority level is defined as the priority level of the current interrupt.
If several interrupt sources of equal priority are pending and enabled when the AIC_IVR is read,
the interrupt with the lowest interrupt source number is serviced first.
nIRQ
MCK
nIRQ
MCK
Peripheral Interrupt
Peripheral Interrupt
Becomes Active
Becomes Active
Maximum IRQ Latency = 4.5 Cycles
Maximum IRQ Latency = 3.5 Cycles
AT91SAM9263 Preliminary
385