AD9508/PCBZ

Manufacturer Part NumberAD9508/PCBZ
DescriptionClock & Timer Development Tools 1
ManufacturerAnalog Devices
TypeClock Buffers
AD9508/PCBZ datasheet
 

Specifications of AD9508/PCBZ

RohsyesProductEvaluation Boards
Tool Is For Evaluation OfAD9508Frequency250 MHz, 1.65 GHz
Operating Supply Voltage6 VDescription/functionHigh performance 1
Interface TypeI2C, SPI, USBFactory Pack Quantity1
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Page 1/40

Download datasheet (838Kb)Embed
Next
Data Sheet
FEATURES
1.65 GHz differential clock inputs/outputs
10-bit programmable dividers, 1 to 1024, all integers
Up to 4 differential outputs or 8 CMOS outputs
Pin strapping capability for hardwired programming at
power-up
<115 fs rms broadband random jitter (see Figure 25)
Additive output jitter: 41 fs rms typical (12 kHz to 20 MHz)
Excellent output-to-output isolation
Automatic synchronization of all outputs
Single 2.5 V/3.3 V power supply
Internal LDO (low drop-out) voltage regulator for enhanced
power supply immunity
Phase offset select for output-to-output coarse delay adjust
3 programmable output logic levels, LVDS, HSTL, and CMOS
2
Serial control port (SPI/I
C) or pin-programmable mode
Space-saving 24-lead LFCSP
APPLICATIONS
Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure
GENERAL DESCRIPTION
The
AD9508
provides clock fanout capability in a design that
emphasizes low jitter to maximize system performance. This
device benefits applications like clocking data converters with
demanding phase noise and low jitter requirements.
There are four independent differential clock outputs, each with
various types of logic levels available. Available logic types
include LVDS (1.65 GHz), HSTL (1.65 GHz), and 1.8 V CMOS
(250 MHz). In 1.8 V CMOS output mode, the differential output
becomes two CMOS single-ended signals. The CMOS outputs
are 1.8 V logic levels, regardless of the operating supply voltage.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
1.65 GHz Clock Fanout Buffer with
Output Dividers and Delay Adjust
CLK
CLK
SCLK/SCL/SC0
SDIO/SDA/S1
SDO/S3
CS/C2
Each output has a programmable divider that can be bypassed
or be set to divide by any integer up to 1024. In addition, the
AD9508
supports a coarse output phase adjustment between the
outputs.
The device can also be pin programmed for various fixed
configurations at power-up without the need for SPI or I2C
programming.
The
AD9508
a either a single 2.5 V or 3.3 V supply. The temperature range is
−40°C to +85°C.
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support
AD9508
FUNCTIONAL BLOCK DIAGRAM
AD9508
DIV/Φ
DIV/Φ
DIV/Φ
DIV/Φ
CONTROL
INTERFACE
2
SPI/I
C/PINS
RESET
SYNC
PIN CONTROL
Figure 1.
is available in a 24-lead LFCSP and operates from
©2013 Analog Devices, Inc. All rights reserved.
www.analog.com
OUT0
OUT0
OUT1
OUT1
OUT2
OUT2
OUT3
OUT3