IC CTRLR PWM 1PHASE SO-8

L6726A

Manufacturer Part NumberL6726A
DescriptionIC CTRLR PWM 1PHASE SO-8
ManufacturerSTMicroelectronics
TypeStep-Down (Buck)
L6726A datasheet
 


Specifications of L6726A

Internal Switch(s)NoSynchronous RectifierNo
Number Of Outputs1Voltage - OutputAdj to 0.8V
Frequency - Switching270kHzVoltage - Input1.5 ~ 12 V
Operating Temperature-20°C ~ 85°CMounting TypeSurface Mount
Package / Case8-SOIC (3.9mm Width)Output Current1.5 A
Input Voltage4.1 V to 13.2 VOperating Temperature Range- 40 C to + 150 C
Mounting StyleSMD/SMTFor Use With497-9046 - BOARD EVAL BASED ON L6726A497-6364 - BOARD DEMO FOR TS4995EIJT497-6259 - BOARD EVAL 1PH STPDN CONV L6726A
Lead Free Status / RoHS StatusLead free / RoHS CompliantCurrent - Output-
Power - Output-  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
Page 13/35

Download datasheet (987Kb)Embed
PrevNext
L6726A
7
Protections
7.1
Overcurrent protection
The overcurrent feature protects the converter from a shorted output or overload, by sensing
the output current information across the low side MOSFET drain-source on-resistance,
R
. This method reduces cost and enhances converter efficiency by avoiding the use of
dsON
expensive and space-consuming sense resistors.
The low side R
dsON
node when LS MOSFET is turned on with the programmed OCP threshold voltage,
internally held. If the monitored voltage drop (GND to PHASE) exceeds this threshold, an
Overcurrent event is detected. If two overcurrent events are detected in two consecutive
switching cycles, the protection will be triggered and the device will turn off both LS and HS
MOSFETs in a latched condition.
To recover from over current protection triggered, VCC power supply must be cycled.
7.1.1
Overcurrent threshold setting
L6726A allows to easily program an overcurrent threshold ranging from 50 mV to 550 mV,
simply by adding a resistor (R
During a short time following VCC rising over UVLO threshold, an internal 10µA current
(I
) is sourced from LGATE pin, determining a voltage drop across R
OCSET
voltage drop will be sampled and internally held by the device as overcurrent Threshold. The
OC setting procedure overall time length ranges from 5.5 ms to 6.5 ms, proportionally to the
threshold being set.
Connecting a R
OCSET
I
=
OCth
R
values range from 5 kΩ to 55 kΩ.
OCSET
If the voltage drop across R
inrush current and noise. This can result in undesired OCP triggering. In this case, consider
increasing R
OCSET
In case R
is not connected, the device switches the OCP threshold to a 400 mV
OCSET
default value: an internal safety clamp on LGATE is triggered as soon as LGATE voltage
reaches 700 mV (typ), enabling the 400 mV default threshold and suddenly ending OC
setting phase.
See
Figure 6
for OC threshold setting procedure timings picture and oscilloscope sample
waveforms.
7.2
Feedback disconnection protection
In order to provide load protection even if FB pin is not connected, a 100 nA bias current is
always sourced from this pin. If FB pin is not connected, bias current will permanently pull
up FB: this forces COMP pin low, avoiding output voltage rising to dangerous levels.
current sense is implemented by comparing the voltage at the PHASE
) between LGATE and GND.
OCSET
resistor between LGATE and GND, the programmed threshold will be:
I
R
OCSET
OCSET
------------------------------------------- -
R
dsON
is too low, the system will be very sensitive to start-up
OCSET
value.
Doc ID 12754 Rev 4
Protections
. This
OCSET
13/35