P87C591VFA/00,512 NXP Semiconductors, P87C591VFA/00,512 Datasheet - Page 3

• Manufacturer Part Number: P87C591VFA/00,512
• Description: IC 80C51 MCU 16K OTP 44-PLCC
• Manufacturer: NXP Semiconductors
• Series: 87Cr

Specifications of P87C591VFA/00,512

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 12MHz
• Connectivity: CAN, EBI/EMI, I²C, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: OTP
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-PLCC
• Processor Series: P87C5x
• Core: 80C51
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: CAN, I2C, UART
• Maximum Clock Frequency: 12 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 6 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-1256-5; 935268182512; P87C591VFAA

Philips Semiconductors
1
1.1
2000 Jul 26
Full static 80C51 Central Processing Unit available as
OTP, ROM and ROMless
16 Kbytes internal Program Memory expandable
externally to 64 Kbytes
512 bytes on-chip Data RAM expandable externally to
64 Kbytes
Three 16-bit timers/counters T0, T1 (standard 80C51)
and additional T2 (capture & compare)
10-bit ADC with 6 multiplexed analog inputs with fast
8-bit ADC option
Two 8-bit resolution, Pulse Width Modulated outputs
32 I/O port pins in the standard 80C51 pinout
I
slave functions
On-chip Watchdog Timer T3
Extended temperature range: 40 to +85 C
Accelerated (prescaler 1:1) instruction cycle time
500 ns @ 12 MHz
Operation voltage range: 5 V
Security bits:
– ROM version has 2 bits
– OTP/EPROM version has 3 bits
32 bytes Encryption array
4 level priority interrupt, 15 interrupt sources
Full-duplex enhanced UART with programmable
Baudrate Generator
Power Control Modes:
– Clock can be stopped and resumed
– Idle Mode
– Power-down Mode
ADC active in Idle Mode
Second DPTR register
ALE inhibit for EMI reduction
Programmable I/O port pins (pseudo bi-directional,
push-pull, high impedance, open drain)
Wake-up from Power-down by external interrupts
Software reset bit (AUXR1.5)
Low active reset pin
Power-on detect reset
Once mode
Single-chip 8-bit microcontroller with CAN controller
2
C-bus serial I/O port with byte oriented master and
FEATURES
80C51 Related Features of the 8xC591
5%
3
1.2
1.2.1
CAN 2.0B active controller, supporting 11-bit Standard
and 29-bit Extended indentifiers
1 Mbit/s CAN bus speed with 8 MHz clock achievable
64 byte receive FIFO (can capture sequential Data
Frames from the same source as required by the
Transport Layer of higher protocols such as DeviceNet,
CANopen and OSEK)
13 byte transmit buffer
Enhanced PeliCAN core (from the SJA1000 stand-alone
CAN2.0B controller)
Four independently configurable Screeners
(Acceptance Filters)
Each Screener has two 32-bit specifies:
– 32-bit Match and
– 32-bit Mask
32-bits of Mask per Screener allows unique Group
addressing per Screener
Higher layer protocols especially supported in Standard
CAN format with:
– Up to four, 11-bit ID Screeners that also Screen the
– i.e., Data Frames are Screened by the CAN ID and by
Up to eight, 11-bit ID Screeners half of which also
Screen the first Data Byte
All Screeners are changeable “on the fly”
Listen Only Mode, Self Test Mode
Error Code Capture, Arbitration Lost Capture, readable
Error Counters
two (2) Data Bytes
Data Byte content
CAN Related Features of the 8xC591
P
ELI
CAN F
EATURES
Preliminary Specification
P8xC591