R5F21217JFP#U1 Renesas Electronics America, R5F21217JFP#U1 Datasheet - Page 369

MCU FLASH 48K 2.5K CMOS 48LQFP

R5F21217JFP#U1

Manufacturer Part Number
R5F21217JFP#U1
Description
MCU FLASH 48K 2.5K CMOS 48LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/21r
Datasheet

Specifications of R5F21217JFP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, Voltage Detect, WDT
Number Of I /o
41
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
RENESAS
Quantity:
6 500
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Figure 17.6
Timer RA Set the timer to start counting
Timer RA Read the count status flag
Hardware LIN Read the Synch Break detection flag
Timer RA Set the timer to stop counting
Timer RA Read the count status flag
UART0 Communication via UART0
UART0 Communication via UART0
TE bit in U0C1 register
U0TB register
U0TB register
TSTART bit in TRACR register ← 1
TCSTF flag in TRACR register
START bit in TRACR register ← 0
TCSTF flag in TRACR register
Example of Header Field Transmission Flowchart (2)
SBDCT flag in LINST register
Page 351 of 458
SBDCT = 1?
TCSTF = 1?
TCSTF = 0?
YES
YES
YES
0055h
ID field
A
1
NO
NO
NO
Timer RA generates Synch Break.
If the TRAPRE and TRA registers for
timer RA do not need to be read or
the register settings do not need to
be changed after writing 1 to the
TSTART bit, the procedure for
reading TCSTF flag = 1 can be
omitted.
Zero to one cycle of the timer RA
count source is required after timer
RA starts counting before the TCSTF
flag is set to 1.
The timer RA interrupt may be used
to terminate generation of Synch
Break.
One to two cycles of the CPU clock
are required after Synch Break
generation completes before the
SBDCT flag is set to 1.
After timer RA Synch Break is
generated, the timer should be made
to stop counting.
If the TRAPRE and TRA registers for
timer RA do not need to be read or
the register settings do not need to
be changed after writing 0 to the
TSTART bit, the procedure for
reading TCSTF flag = 0 can be
omitted.
Zero to one cycle of the timer RA
count source is required after timer
RA stops counting before the TCSTF
flag is set to 0.
Transmit the Synch Field.
Transmit the ID field.
17. Hardware LIN

Related parts for R5F21217JFP#U1