R5F21217JFP#U1 Renesas Electronics America, R5F21217JFP#U1 Datasheet - Page 75

MCU FLASH 48K 2.5K CMOS 48LQFP

R5F21217JFP#U1

Manufacturer Part Number
R5F21217JFP#U1
Description
MCU FLASH 48K 2.5K CMOS 48LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/21r
Datasheet

Specifications of R5F21217JFP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, Voltage Detect, WDT
Number Of I /o
41
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
RENESAS
Quantity:
6 500
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Table 7.31
X: 0 or 1
NOTES:
Table 7.32
X: 0 or 1
NOTES:
Table 7.33
X: 0 or 1
NOTE:
Table 7.34
Register
Setting
Register
Register
Register
Setting
Setting
Setting
value
1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
2. N-channel open drain output by setting the CSOS bit in the SSMR2 register to 1 when this pin functions as output.
1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
2. N-channel open drain output by setting the CSOS bit in the SSMR2 register to 1 when this pin functions as output.
1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
value
value
value
Bit
Bit
Bit
Bit
PD3_5
PD3_7
PD3_4
PD3
PD3
PD3
X
X
X
0
0
1
1
X
X
X
0
0
1
1
Port P3_4/SDA/SCS
Port P3_5/SCL/SSCK
Port P3_7/SSO
Port P4_2/VREF
0
0
1
1
X
X
X
ADCON1
Clock Synchronous Serial I/O with Chip Select
SSCK output control
VCUT
Clock Synchronous Serial I/O with Chip Select
(Refer to Table 16.4 Association between
SSO output control
(Refer to Table 16.4 Association between
Communication Modes and I/O Pins.)
0
1
CSS1
Communication Modes and I/O Pins.)
Page 57 of 458
X
0
0
0
0
0
1
1
SSMR2
0
0
0
0
0
1
1
X
X
0
0
0
1
1
CSS0
X
0
0
0
0
1
0
1
Input port
Input port/VREF input
IICSEL
SSCK input control
PMR
SSO input control
X
X
0
0
0
0
1
0
0
0
0
1
0
0
X
X
0
0
1
0
0
ICCR1
ICE
X
X
X
X
0
0
1
Input port
Output port
SCS input
SCS output
SDA input/output
IICSEL
PMR
SSMR2
SOOS
0
X
0
X
0
0
1
X
X
0
0
0
0
1
(1)
(2)
(2)
ICCR1
ICE
Function
X
X
0
0
0
0
1
IICSEL
PMR
0
1
0
1
0
0
0
Input port
Output port
SSCK input
SSCK output
SCL input/output
Input port
Output port
SSO input
SSO output (CMOS output)
SSO output (N-channel open-drain
output)
Function
(1)
7. Programmable I/O Ports
(2)
(2)
(1)
Function
Function

Related parts for R5F21217JFP#U1