HD64F2633RTE28 Renesas Electronics America, HD64F2633RTE28 Datasheet - Page 11

IC H8S MCU FLASH 256K 120-TQFP

HD64F2633RTE28

Manufacturer Part Number
HD64F2633RTE28
Description
IC H8S MCU FLASH 256K 120-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheet

Specifications of HD64F2633RTE28

Core Processor
H8S/2600
Core Size
16-Bit
Speed
28MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
73
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
120-TQFP, 120-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2633RTE28V
Manufacturer:
RENESAS
Quantity:
296
Part Number:
HD64F2633RTE28V
Manufacturer:
RENESAS
Quantity:
784
Section 1 CPU
1.1
1.2
1.3
1.4
1.5
1.6
1.7
Section 2 Instruction Descriptions
2.1
2.2
Overview...........................................................................................................................
1.1.1
1.1.2
1.1.3
1.1.4
CPU Operating Modes ......................................................................................................
Address Space................................................................................................................... 10
Register Configuration...................................................................................................... 11
1.4.1
1.4.2
1.4.3
1.4.4
Data Formats..................................................................................................................... 16
1.5.1
1.5.2
Instruction Set ................................................................................................................... 19
1.6.1
1.6.2
1.6.3
1.6.4
Addressing Modes and Effective Address Calculation ..................................................... 33
Tables and Symbols .......................................................................................................... 41
2.1.1
2.1.2
2.1.3
2.1.4
2.1.5
2.1.6
Instruction Descriptions .................................................................................................... 47
2.2.1 (1)
2.2.1 (2)
2.2.1 (3)
2.2.2
2.2.3
2.2.4 (1)
Features................................................................................................................
Differences between H8S/2600 CPU and H8S/2000 CPU ..................................
Differences from H8/300 CPU ............................................................................
Differences from H8/300H CPU..........................................................................
Overview.............................................................................................................. 11
General Registers ................................................................................................. 12
Control Registers ................................................................................................. 13
Initial Register Values.......................................................................................... 15
General Register Data Formats ............................................................................ 16
Memory Data Formats ......................................................................................... 18
Overview.............................................................................................................. 19
Instructions and Addressing Modes ..................................................................... 20
Table of Instructions Classified by Function ....................................................... 22
Basic Instruction Formats .................................................................................... 32
Assembly-Language Format ................................................................................ 42
Operation ............................................................................................................. 43
Condition Code .................................................................................................... 44
Instruction Format................................................................................................ 44
Register Specification .......................................................................................... 45
Bit Data Access in Bit Manipulation Instructions................................................ 46
ADD (B).......................................................................................................... 48
ADD (W)......................................................................................................... 49
ADD (L).......................................................................................................... 50
ADDS.............................................................................................................. 51
ADDX ............................................................................................................. 52
AND (B).......................................................................................................... 53
......................................................................................................................
Contents
.................................................................................. 41
Rev. 4.00 Feb 24, 2006 page ix of xiv
1
1
1
2
3
4
5