HD64F2633RTE28 Renesas Electronics America, HD64F2633RTE28 Datasheet - Page 18

IC H8S MCU FLASH 256K 120-TQFP

HD64F2633RTE28

Manufacturer Part Number
HD64F2633RTE28
Description
IC H8S MCU FLASH 256K 120-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheet

Specifications of HD64F2633RTE28

Core Processor
H8S/2600
Core Size
16-Bit
Speed
28MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
73
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
120-TQFP, 120-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2633RTE28V
Manufacturer:
RENESAS
Quantity:
296
Part Number:
HD64F2633RTE28V
Manufacturer:
RENESAS
Quantity:
784
Section 1 CPU
Note: * The maximum operating frequency and instruction execution time differ depending on
1.1.2
Differences between the H8S/2600 CPU and the H8S/2000 CPU are as follows.
In addition, there may be defferences in address spaces, EXR register functions, power-down
states, and so on. For details, refer to the relevant microcontroller hardware manual.
Rev. 4.00 Feb 24, 2006 page 2 of 322
REJ09B0139-0400
High-speed operation
Two CPU operating modes
Power-down modes
Register configuration
Basic instructions
Number of states required for execution
All frequently-used instructions execute in one or two states
Maximum clock frequency:
8/16/32-bit register-register add/subtract: 50 ns
8
16
16
32
Normal mode
Advanced mode
Transition to power-down state by SLEEP instruction
CPU clock speed selection
The MAC register is supported only by the H8S/2600 CPU.
For details, see section 1.4, Register Configuration.
The MAC, CLRMAC, LDMAC, and STMAC instructions are supported only by the
H8S/2600 CPU.
For details, see section 1.6, Instruction Set, and Section 2, Instruction Descriptions.
The number of states required for execution of the MULXU and MULXS instructions.
For details, see section 2.6, Number of States Required for Execution.
Differences between H8S/2600 CPU and H8S/2000 CPU
8-bit register-register multiply:
the product.
8-bit register-register divide:
16-bit register-register multiply:
16-bit register-register divide:
20 MHz*
150 ns (H8S/2000 CPU: 600 ns)
600 ns
200 ns (H8S/2000 CPU: 1000 ns)
1000 ns