MC912DG128ACPV Freescale Semiconductor, MC912DG128ACPV Datasheet - Page 285

• Manufacturer Part Number: MC912DG128ACPV
• Description: IC MCU 128K FLASH 8MHZ 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC12r

Specifications of MC912DG128ACPV

• Core Processor: CPU12
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: CAN, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

MC68HC912DT128A — Rev 4.0
MOTOROLA
RIE — Receiver Interrupt Enable
ILIE — Idle Line Interrupt Enable
TE — Transmitter Enable
RE — Receiver Enable
RWU — Receiver Wake-Up Control
SBK — Send Break
As long as SBK remains set the transmitter will send zeros. When
SBK is changed to zero, the current frame of all zeros is finished
before the TxD line goes to the idle state. If SBK is toggled on and off,
the transmitter will send only 10 (or 11) zeros and then revert to mark
idle or sending data.
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = RDRF and OR interrupts disabled, RAF interrupt in WAIT mode
1 = SCI interrupt will be requested whenever the RDRF or OR
0 = IDLE interrupts disabled
1 = SCI interrupt will be requested whenever the IDLE status flag
0 = Transmitter disabled
1 = SCI transmit logic is enabled and the TXD pin (Port S bit 1/bit
0 = Receiver disabled
1 = Enables the SCI receive circuitry.
0 = Normal SCI Receiver
1 = Enables the wake-up function and inhibits further receiver
0 = Break generator off
1 = Generate a break code (at least 10 or 11 contiguous zeros).
disabled
status flag is set, or when RAF is set while in WAIT mode with
VDDPLL high.
is set.
3) is dedicated to the transmitter. The TE bit can be used to
queue an idle preamble.
interrupts. Normally hardware wakes the receiver by
automatically clearing this bit.
Go to: www.freescale.com
Multiple Serial Interface
Serial Communication Interface (SCI)
Multiple Serial Interface
Technical Data
285