MC912DG128ACPV Freescale Semiconductor, MC912DG128ACPV Datasheet - Page 369

• Manufacturer Part Number: MC912DG128ACPV
• Description: IC MCU 128K FLASH 8MHZ 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC12r

Specifications of MC912DG128ACPV

• Core Processor: CPU12
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: CAN, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

19.3 Modes of Operation
MC68HC912DT128A — Rev 4.0
MOTOROLA
Analog to digital conversions are performed in a variety of different
programmable sequences referred to as conversion modes. Each
conversion mode is defined by:
The modes are defined by the settings of three control bits (in ATDCTL5)
and three control values
Sequences are initiated or halted by writing to control registers
ATDCTL4 and ATDCTL5.
For the continuous sequence modes, conversions will not stop until
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
How many A/D conversions (one, four or eight) are performed in
a sequence
Which analog input channels are examined during a sequence
The sample time length
Whether sequences are performed continuously or not
Result register assignments
MULT controls whether the sequence examines a single analog
input channel or scans a number of different channels
SCAN determines if sequences are performed continuously
SC determines if we are performing a special conversion i.e.
converting V
CC/CB/CA (in ATDCTL5) define the input channel(s) to be
examined
S8C/S1C (in ATDCTL3/5) define the number of conversions in a
sequence
SMP0/SMP1 (in ATDCTL4) define the length of the sample time.
Another non-continuous conversion sequence is initiated and
finishes
The ATD is powered down (ADPU control bit)
The ATD is reset
Analog-to-Digital Converter
Go to: www.freescale.com
RL
, V
RH
, (V
RL
+V
RH
)/2 (usually used for test purposes).
Analog-to-Digital Converter
Modes of Operation
Technical Data
369