MC912DG128ACPV Freescale Semiconductor, MC912DG128ACPV Datasheet - Page 328

• Manufacturer Part Number: MC912DG128ACPV
• Description: IC MCU 128K FLASH 8MHZ 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC12r

Specifications of MC912DG128ACPV

• Core Processor: CPU12
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: CAN, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

MSCAN Controller
18.4.2 Receive Structures
Technical Data
328
Above behavior can not be achieved with a single transmit buffer. That
buffer must be reloaded right after the previous message has been sent.
This loading process lasts a definite amount of time and has to be
completed within the inter-frame sequence (IFS) in order to be able to
send an uninterrupted stream of messages. Even if this is feasible for
limited CAN bus speeds it requires that the CPU reacts with short
latencies to the transmit interrupt.
A double buffer scheme would de-couple the re-loading of the transmit
buffers from the actual message sending and as such reduces the
reactiveness requirements on the CPU. Problems may arise if the
sending of a message would be finished just while the CPU re-loads the
second buffer, no buffer would then be ready for transmission and the
bus would be released.
At least three transmit buffers are required to meet the first of above
requirements under all circumstances. The msCAN12 has three transmit
buffers.
The second requirement calls for some sort of internal prioritizing which
the msCAN12 implements with the local priority concept described
below.
The received messages are stored in a two stage input FIFO. The two
message buffers are mapped using a ping-pong arrangement into a
single memory area (see
buffer (RxBG) is exclusively associated to the msCAN12, the foreground
receive buffer (RxFG) is addressed by the CPU12. This scheme
simplifies the handler software as only one address area is applicable for
the receive process.
Both buffers have a size of 13 bytes to store the CAN control bits, the
identifier (standard or extended) and the data contents (for details see
Programmer’s Model of Message
The receiver full flag (RXF) in the msCAN12 receiver flag register
(CRFLG) (see
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
msCAN12 Receiver Flag Register
MSCAN Controller
Figure
18-2). While the background receive
Storage).
MC68HC912DT128A — Rev 4.0
(CRFLG)) signals the
MOTOROLA