DK-DEV-5M570ZN Altera, DK-DEV-5M570ZN Datasheet - Page 60
DK-DEV-5M570ZN
Manufacturer Part Number
DK-DEV-5M570ZN
Description
KIT DEV MAX V 5M570Z
Manufacturer
Altera
Series
MAX® Vr
Type
CPLDr
Datasheets
1.DK-DEV-5M570ZN.pdf
(30 pages)
2.DK-DEV-5M570ZN.pdf
(2 pages)
3.DK-DEV-5M570ZN.pdf
(30 pages)
4.DK-DEV-5M570ZN.pdf
(164 pages)
5.DK-DEV-5M570ZN.pdf
(24 pages)
Specifications of DK-DEV-5M570ZN
Contents
Board, Cable(s), Software and Documentation
Silicon Manufacturer
Altera
Core Architecture
CPLD
Core Sub-architecture
MAX
Silicon Core Number
5M
Silicon Family Name
MAX V
Kit Contents
MAX V CPLD Development Board, USB Cable
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
5M570ZF256
Lead Free Status / Rohs Status
Compliant
Other names
544-2722
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- DK-DEV-5M570ZN PDF datasheet
- DK-DEV-5M570ZN PDF datasheet #2
- DK-DEV-5M570ZN PDF datasheet #3
- DK-DEV-5M570ZN PDF datasheet #4
- DK-DEV-5M570ZN PDF datasheet #5
- Current page: 60 of 164
- Download datasheet (5Mb)
3–12
Table 3–18. LE Internal Timing Microparameters for MAX V Devices
Table 3–19. IOE Internal Timing Microparameters for MAX V Devices (Part 1 of 2)
MAX V Device Handbook
t
t
t
t
t
t
t
t
t
t
t
t
t
t
LUT
COMB
CLR
PRE
SU
H
CO
CLKHL
C
FASTIO
IN
GLOB
IOE
DL
Symbol
Symbol
(1)
Internal Timing Parameters
LE combinational look-up
table (LUT) delay
Combinational path delay
LE register clear delay
LE register preset delay
LE register setup time
before clock
LE register hold time
after clock
LE register
clock-to-output delay
Minimum clock high or
low time
Register control delay
Data output delay from
adjacent LE to I/O block
I/O input pad and buffer
delay
I/O input pad and buffer
delay used as global
signal pin
Internally generated
output enable delay
Input routing delay
f
Parameter
Parameter
Internal timing parameters are specified on a speed grade basis independent of device
density.
timing microparameters for LEs, input/output elements (IOEs), UFM blocks, and
MultiTrack interconnects.
For more information about each internal timing microparameters symbol, refer to
AN629: Understanding Timing in Altera
Table 3–18
Min
Min
401
401
260
253
—
—
—
—
—
—
—
—
—
0
through
5M40Z/ 5M80Z/ 5M160Z/
5M40Z/ 5M80Z/ 5M160Z/
C4
C4
5M240Z/ 5M570Z
5M240Z/ 5M570Z
1,215
1,356
2,261
Max
Max
243
380
170
907
530
318
—
—
—
—
—
Table 3–25 on page 3–18
Min
545
545
321
339
Min
—
—
—
—
—
—
—
—
—
0
C5, I5
C5, I5
Chapter 3: DC and Switching Characteristics for MAX V Devices
CPLDs.
2,247
1,741
3,322
1,410
Max
Max
309
494
428
986
509
—
—
—
—
—
Min
309
309
271
216
Min
—
—
—
—
—
—
—
—
—
0
list the MAX V device internal
C4
C4
5M1270Z/ 5M2210Z
5M1270Z/ 5M2210Z
1,114
1,974
Max
Max
742
192
305
207
920
374
291
—
—
—
—
—
January 2011 Altera Corporation
Timing Model and Specifications
Min
381
381
333
266
Min
—
—
—
—
—
—
—
—
—
0
C5, I5
C5, I5
1,372
1,132
2,430
Max
Max
914
236
376
254
460
358
—
—
—
—
—
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
Related parts for DK-DEV-5M570ZN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: