IPR-PCI/MT64 Altera, IPR-PCI/MT64 Datasheet - Page 137
IPR-PCI/MT64
Manufacturer Part Number
IPR-PCI/MT64
Description
IP CORE Renewal Of IP-PCI/MT64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 137 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
Target Write Transactions
This section describes the behavior of the PCI MegaCore functions in the
following types of target write transactions:
■
■
■
Memory Write Transactions
The PCI MegaCore functions support the following types of matched bus
width and mismatched bus width memory write transactions in target
mode:
■
■
■
1
For all memory write transactions, the following sequence of events is the
same:
1.
2.
3.
4.
Memory write
I/O write
Configuration write
Single-cycle memory write
Burst memory write
Mismatched bus width memory write
The address phase occurs when the PCI master asserts framen (and
req64n in the case of a 64-bit transaction) and drives the address on
ad[31..0] and the command on cben[3..0]. Asserting req64n
indicates to the target device that the master device is requesting a
64-bit data transaction.
If the address of the transaction matches the memory range
specified in a base address register, the PCI MegaCore function
turns on the drivers for the ad bus, devseln, trdyn, stopn, and
par (as well as par64 and ack64n for 64-bit transactions) in the
following clock cycle.
The PCI MegaCore function drives and asserts devseln (and
ack64n for 64-bit transactions) to indicate to the master device that
it is accepting the transaction.
One or more data phases follow, depending on the type of write
transaction.
Mismatched bus-width transactions are 32-bit PCI transactions
performed by the pci_mt64 and pci_t64 MegaCore
functions.
PCI Compiler Version 10.1
Functional Description
3–63
Related parts for IPR-PCI/MT64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: