IPR-PCI/MT64 Altera, IPR-PCI/MT64 Datasheet - Page 325
IPR-PCI/MT64
Manufacturer Part Number
IPR-PCI/MT64
Description
IP CORE Renewal Of IP-PCI/MT64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 325 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
0
1
2
3
4
5
6
Table 7–26. Avalon Interrupt Status Register – Address 0x3060 (Part 1 of 2)
Bit
ERR_PCI_WRITE_FAILURE
ERR_PCI_READ_FAILURE
ERR_NONP_DATA_DISCARD
MASTER_ENABLE_FALL
MASTER_ENABLE_RISE
Reserved
INTAN_FALL
Name
Table 7–26
RW1C
RW1C
RW1C
RW1C
RW1C
N/A
RW1C
PCI Compiler Version 10.1
Access
describes the Avalon-MM interrupt status register bits.
Mode
When set to 1 indicates a write to PCI failure either due to
a master or target abort, or because the retry threshold has
been exceeded. This bit can also be cleared by writing '1'
to the same bit in the PCI interrupt status register.
This bit will only be implemented when the bridge is
operating in the PCI Master/Target Peripheral modes or
the PCI Host-Bridge Device mode.
When set to 1 indicates a read from PCI failure either due
to a master or target abort, or because the retry threshold
has been exceeded. This bit can also be cleared by writing
'1' to the same bit in the PCI interrupt status register.
This bit will only be implemented when the bridge is
operating in the PCI Master/Target Peripheral modes or
the PCI Host-Bridge Device mode.
When set to 1 indicates that non-prefetchable data read
from the interconnect is discarded because the PCI read
request was not retried before the parameterized discard
timer expired. This bit can also be cleared by writing '1' to
the same bit in the PCI interrupt status register.
This bit will only be implemented when the
non-prefetchable Avalon-MM master port is implemented.
This bit is set to 1 when the PCI command register master
enable bit (command register bit 2) falls from 1 to 0. This
bit is set to 0 when '1' is written to it and master enable does
not transition in the same cycle as the write.
This bit is only implemented when the bridge is operating
in the PCI Master/Target Peripheral modes or the PCI
Host-Bridge Device mode.
This bit is set to 1 when the PCI command register master
enable bit (command register bit 2) rises from 0 to 1. This
bit is set to 0 when '1' is written to it and master enable does
not transition in the same cycle as the write.
This bit is only implemented when the bridge is operating
in the PCI Master/Target Peripheral modes or the PCI
Host-Bridge Device mode.
This bit is set to 1 when the PCI
from 1 to 0. This bit is set to 0 when '1' is written to it and
intan
This bit is only implemented when the bridge is operating
in the PCI Host-Bridge Device mode.
does not transition in the same cycle as the write.
Description
intan
Functional Description
signal changes
7–57
Related parts for IPR-PCI/MT64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: