IPR-PCI/MT64 Altera, IPR-PCI/MT64 Datasheet - Page 272
IPR-PCI/MT64
Manufacturer Part Number
IPR-PCI/MT64
Description
IP CORE Renewal Of IP-PCI/MT64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 272 of 358
- Download datasheet (3Mb)
Functional Overview
7–4
PCI Compiler User Guide
This port is optimized for high bandwidth transfers as a PCI target and is
optional for PCI master/target peripherals that do not need to support
burst transactions as a PCI target.
This port is enabled when you perform both of the following:
■
■
Non-Prefetchable Avalon-MM Master
The Non-Prefetchable Avalon-MM Master port provides a low latency
PCI memory request access to Avalon-MM slave peripherals. Burst
operations are not supported on this master port. Only the exact amount
of data needed to service the initial data phase will be read from the
interconnect. Therefore, the PCI byte enables (for the first data phase of
the PCI read transaction) are passed directly to the interconnect.
This Avalon-MM master port is also optimized for low latency access
from PCI-to-Avalon-MM slaves. This is optimal for providing PCI target
access to simple Avalon-MM peripherals. This port is optional for
implementations that do not need non-prefetchable access to peripherals.
If you select Single-Cycle Transfers Only target performance profile, this
port will be the only Avalon-MM master port instantiated.
PCI Bus Access Slave
This Avalon-MM slave port is used to propagate the following
transactions from the interconnect to the PCI bus:
■
■
■
■
Burst requests from the interconnect are the only way to create burst
transactions on the PCI bus.
This slave port is not implemented in the PCI Target-Only Peripheral
mode.
Control Register Access Avalon-MM Slave
This Avalon-MM slave port is available to all three PCI device modes and
is used to access various control and status registers in the PCI-Avalon
bridge. To provide external PCI master access to these registers, one of the
Select one of the following target performance settings:
●
●
Implement at least one prefetchable BAR
Single cycle memory read and write requests
Burst memory read and write requests
I/O read and write requests
Configuration read and write requests
Burst Transfers with Single Pending Read
Burst Transfers with Single or Multiple Pending Reads
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/MT64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: