IPR-PCI/MT64 Altera, IPR-PCI/MT64 Datasheet - Page 40
IPR-PCI/MT64
Manufacturer Part Number
IPR-PCI/MT64
Description
IP CORE Renewal Of IP-PCI/MT64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 40 of 358
- Download datasheet (3Mb)
PCI MegaCore Function Design Walkthrough
1–6
PCI Compiler User Guide
4.
5.
6.
Click Next to open the Base Address Registers (BARs) page. This
page allows you to configure the PCI base address registers (BARs)
that define the address ranges of Memory and I/O write and read
requests that your application will claim for the PCI interface.
For this walkthrough, specify these settings:
a.
b.
c.
d.
e.
f.
g.
h.
i.
j.
k.
l.
m. Click OK.
Click Next to open the Advanced PCI MegaCore Features page. For
this walkthrough, use the default settings for all options on this
page.
Click Finish to complete the parameterization of your pci_mt64
MegaCore function variation.
Ensure that Implement Only 32 Bit BARs is selected under
32/64 Bit BARs.
Click BAR0 = 1 MBytes (Memory).
A window showing default settings for BAR0 displays. For this
walkthrough, use the default sliding pointer setting so that
BAR0 reserves 1 MByte (0xFFF00000) of memory.
Click OK.
Click BAR1 .
A window showing the default settings for BAR1 displays.
Turn on Enable.
Select I/O for the type of memory reserved.
Move the sliding pointer so that BAR1 reserves 64 Bytes
(0xFFFFFFC1) of I/O memory.
Click OK.
Select BAR2 Unused: Click to Configure.
A window showing default settings of BAR2 displays. Turn on
Enable.
Move the sliding pointer so that BAR2 reserves 1 MByte
(0xFFF00000) of memory.
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/MT64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: