AD9522-0BCPZ Analog Devices Inc, AD9522-0BCPZ Datasheet - Page 21
![12- Channel Clock Generator With Integra](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9522-0BCPZ
Manufacturer Part Number
AD9522-0BCPZ
Description
12- Channel Clock Generator With Integra
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9522-0BCPZ-REEL7.pdf
(84 pages)
Specifications of AD9522-0BCPZ
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
CMOS, LVDS
Number Of Circuits
1
Ratio - Input:output
2:12, 2:24
Differential - Input:output
Yes/Yes
Frequency - Max
2.95GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
2.8GHz
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9522-0BCPZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Company:
Part Number:
AD9522-0BCPZ
Manufacturer:
AD
Quantity:
25
Part Number:
AD9522-0BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Figure 12. PLL Figure of Merit (FOM) vs. Slew Rate at REFIN/ REFIN
–100
–110
–208
–210
–212
–214
–216
–218
–220
–222
–224
–10
–20
–30
–40
–50
–60
–70
–80
–90
2.1
1.9
1.7
1.5
1.3
1.1
0.9
2.55
0
100
Figure 14. PFD/CP Spurs; 122.88 MHz; PFD = 15.36 MHz;
0
SINGLE-ENDED INPUT
Figure 13. VCO Tuning Voltage vs. Frequency
LBW = 127 kHz; I
105
2.60
0.2
DIFFERENTIAL INPUT
110
2.65
0.4
INPUT SLEW RATE (V/ns)
115
2.70
FREQUENCY (GHz)
FREQUENCY (MHz)
CP
= 3.0 mA; f
0.6
120
2.75
125
0.8
2.80
VCO
130
= 2580 MHz
1.0
2.85
135
1.2
2.90
140
2.95
145
1.4
Rev. 0 | Page 21 of 84
Figure 15. Output Spectrum, LVDS; 122.88 MHz; PFD = 15.36 MHz;
–100
–10
–20
–30
–40
–50
–60
–70
–80
–90
–0.1
–0.2
–0.3
–0.4
122.38
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.4
0.3
0.2
0.1
0
0
0
Figure 16. CMOS Output V
10k
0
Output Terminated 100 Ω Across Differential Pair
Figure 17. LVDS Output (Differential) @ 100 MHz
VS_DRV = 3.135V
VS_DRV = 2.35V
1
LBW = 127 kHz; I
2
122.58
3
4
5
FREQUENCY (MHz)
RESISTIVE LOAD (Ω)
122.78
CP
6
= 3.0 mA; f
OH
TIME (ns)
7
(Static) vs. R
1k
8
122.98
VS_DRV = 3.3V
VS_DRV = 2.5V
VCO
9
= 2580 MHz
10
LOAD
11
123.18
(to Ground)
12
AD9522-0
13
14
123.38
100
1
5