AD9522-0BCPZ Analog Devices Inc, AD9522-0BCPZ Datasheet - Page 3
![12- Channel Clock Generator With Integra](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9522-0BCPZ
Manufacturer Part Number
AD9522-0BCPZ
Description
12- Channel Clock Generator With Integra
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9522-0BCPZ-REEL7.pdf
(84 pages)
Specifications of AD9522-0BCPZ
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
CMOS, LVDS
Number Of Circuits
1
Ratio - Input:output
2:12, 2:24
Differential - Input:output
Yes/Yes
Frequency - Max
2.95GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
2.8GHz
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9522-0BCPZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Company:
Part Number:
AD9522-0BCPZ
Manufacturer:
AD
Quantity:
25
Part Number:
AD9522-0BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Serial Control Port .......................................................................... 50
REVISION HISTORY
10/08—Revision 0: Initial Version
Power-Down Modes ................................................................... 48
SPI/I2C Port Selection ................................................................ 50
I2C Serial Port Operation ........................................................... 50
SPI Serial Port Operation ........................................................... 53
SPI Instruction Word (16 Bits) .................................................. 54
Chip Power-Down via PD ..................................................... 48
PLL Power-Down .................................................................... 49
Distribution Power-Down ..................................................... 49
Individual Clock Output Power-Down ................................ 49
Individual Clock Channel Power-Down ............................. 49
I
Data Transfer Process ............................................................. 51
Data Transfer Format ............................................................. 52
I2C Serial Port Timing ............................................................ 52
Pin Descriptions ...................................................................... 53
SPI Mode Operation ............................................................... 53
Communication Cycle—Instruction Plus Data .................. 53
Write ......................................................................................... 53
Read .......................................................................................... 53
2
C Bus Characteristics ........................................................... 50
Rev. 0 | Page 3 of 84
EEPROM Operations ..................................................................... 57
Thermal Performance ..................................................................... 60
Register Map .................................................................................... 61
Register Map Descriptions ............................................................. 66
Applications Information ............................................................... 80
Outline Dimensions ........................................................................ 82
SPI MSB/LSB First Transfers ..................................................... 54
Writing to the EEPROM ............................................................ 57
Reading from the EEPROM ...................................................... 57
Programming the EEPROM Buffer Segment.......................... 58
Frequency Planning Using the AD9522 .................................. 80
Using the AD9522 Outputs for ADC Clock Applications .... 80
LVDS Clock Distribution ........................................................... 80
CMOS Clock Distribution ......................................................... 81
Ordering Guide ........................................................................... 82
Register Section Definition Group ....................................... 58
IO_UPDATE (Operational Code 0x80) .............................. 58
End-of-Data (Operational Code 0xFF) ............................... 58
Pseudo-End-of-Data (Operational Code 0xFE) ................. 58
AD9522-0