DS33Z11 Maxim Integrated Products, DS33Z11 Datasheet - Page 18

• Manufacturer Part Number: DS33Z11
• Description: Network Controller & Processor ICs Ethernet Mapper Ethe rnet-Serial TDM Ethe
• Manufacturer: Maxim Integrated Products

Specifications of DS33Z11

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REF_CLKO
REF_CLK
RBSYNC
TX_CLK
RDEN/
NAME
DS33Z11
CSBGA
PIN #
(169)
D13
E13
H2
A8
DS33ZH1
BGA(100)
PIN #
G10
A6
—
—
1
TYPE
IO
O
I
I
MII/RMII PORT
18 of 172
Receive Data Enable: The receive data enable is
programmable to block the receive data. The RDEN must
be coincident with the RSER data bit to be blocked or
enabled. The active polarity of RDEN is programmable in
register LI.RSLCR. It is recommended for both T1/E1 and
T3/E3 applications that use gapped clocks. The RDEN
signal is provided for interfacing to framers that do not
have a gapped clock facility.
Receive Byte Synchronization Input: Provides byte
synchronization input to X.86 decoder. This signal will go
high at the first bit of the byte as it arrives. This signal can
occur at maximum rate every 8 bits. Note that a long as
the Z11 receives one RBSYNC indicator. The X.86
receiver will determine the byte boundary. Hence the Z11
does not require a continuous 8-bit sync indicator. A new
sync pulse is required if the byte boundary changes.
Note that while in Hardware mode with HDLC (non X.86)
operation, this pin must be tied high.
Reference Clock (RMII and MII): When in RMII mode, all
signals from the PHY are synchronous to this clock input
for both transmit and receive. This required clock can be
up to 50 MHz and should have ±100 ppm accuracy.
When in MII mode in DCE operation, the DS33Z11 uses
this input to generate the RX_CLK and TX_CLK outputs
as required for the Ethernet PHY interface. When the MII
interface is used with DTE operation, this clock is not
required and should be tied low.
In DCE and RMII modes, this input must have a stable
clock input before setting the RST pin high for normal
operation.
Reference Clock Output (RMII and MII): A derived clock
output up to 50 MHz, generated by internal division of the
SYSCLKI signal. Frequency accuracy of the REF_CLKO
signal will be proportional to the accuracy of the user-
supplied SYSCLKI signal. See Section 8.3.2 for more
information.
Transmit Clock (MII): Timing reference for TX_EN and
TXD[3:0]. The TX_CLK frequency is 25 MHz for 100 Mbps
operation and 2.5 MHz for 10 Mbps operation.
In DTE mode, this is a clock input provided by the PHY. In
DCE mode, this is an output derived from REF_CLK
providing 2.5 MHz (10 Mbps operation) or 25 MHz (100
Mbps operation).
FUNCTION