DS33Z11 Maxim Integrated Products, DS33Z11 Datasheet - Page 63

no-image

DS33Z11

Manufacturer Part Number
DS33Z11
Description
Network Controller & Processor ICs Ethernet Mapper Ethe rnet-Serial TDM Ethe
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS33Z11

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
15
Part Number:
DS33Z11
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS33Z11+
Manufacturer:
Maxim
Quantity:
20
Part Number:
DS33Z11+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11+UNUSED
Manufacturer:
Maxim Integrated
Quantity:
10 000
Table 8-9 Specific Functional Default Values for Hardware Mode
Functional Block
Global
Connection between Serial and
Ethernet Interfaces
Serial Data
Transmit Serial Interface
Configuration
Serial Interface Reset and
Power-down
Transmit FCS
Transmit Inter Frame Gap
Receive FCS
Receive Maximum Packet
Length
Receive Serial Port
Configuration
Transmit packet Resend
Criteria
Receive Packet Rejection
Control
Receiver Maximum Frame Size
Ethernet
MAC Control Register
MAC Flow Control Register
Register Reference
GL.CON1
LI.TSLCR
LI.RSTPD
LI.TPPCL
LI.TIFGC
LI.RPPCL
LI.RMPSC
LI.RSLCR
SU.TFRC
SU.RFRC
SU.RMFSRH
SU.RMFSRL
SU.MACCR
SU.MACFCR
0000 0001b
0000 0000b
0000 0000b
0001 0000b*
0000 0001b
0001 0000b*
2016 bytes
0000 0000b
0000 0000b
0000 0000b
0000 0111
1110 0000b
0000 0000
0001 0100
0000 0000
0000 1100b*
0000 0001
0100 0000
0000 0000
0000 0000b*
63 of 172
Default Value in
Hardware Mode
Description
Connection established for Serial 1 to Ethernet 1.
Transmit Data enable is not supported and should be
tied high. The user must provide gapped clocks to mask
bits if needed. The Transmit Serial data will output on
the rising edge of TCLKI1-4.
In default hardware mode the Serial Interface
Transmitter is powered up and ready to go.
FCS is set to 16 bits for the HDLC Transmitter.
Transmit inter frame gap is one byte. The value is 7E.
Receive HDLC FCS is set to 16 bits. Receive
scrambling and bit ordering controlled by hardware pins
The receive maximum packet length is set to 2016
bytes not including the HDLC FCS.
Any packets greater than 2016 bytes are rejected.
Receive RDEN enable will not be supported and should
be tied high. The Received data is sampled on the
falling edge and gapped clock is supported.
Any error: Jabber timeout, Loss of carrier, Excessive
deferral, Late collision, Excessive collisions, Under run,
collision, deferred, heartbeat fail will result in resending
of packets
Broadcast frames, Control frames, and Errored packets
are rejected.
The maximum receiver packet size is 2016 bytes
including the MAC FCS. Any packet larger that 2016 is
rejected
Flow control is determined by the AFCS pin.
Pause Timer = 320 (140h) Slots
(MSB to LSB)
(MSB to LSB)

Related parts for DS33Z11