PEF2256EV22NP Lantiq, PEF2256EV22NP Datasheet
PEF2256EV22NP
Specifications of PEF2256EV22NP
Related parts for PEF2256EV22NP
PEF2256EV22NP Summary of contents
Page 1
FALC ...
Page 2
ABM , ACE , AOP , ARCOFI ® ® FALC , GEMINAX , IDEC ® ® MUSAC , MuSLIC , OCTAT ® ® SCOUT , SICAT , SICOFI ® ® 10BaseV , 10BaseVX 10BaseS™, EasyPort™, VDSLite™ are ...
Page 3
FALC 56 Revision History: Previous Version: Page Subjects (major changes since last revision) 2005-06-13 Prel. Data Sheet V2.2, Rev. 1.0 Rev. 1.1 wg_template_fm5_a5_2003-09-01.fm / DS4 ...
Page 4
Table of Contents 1 Delta of the FALC 1.1 Version Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
... HDLC or LAPD Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 6.1.15.2 Support of Signaling System # 6.1.15.3 Sa-Bit Access (E1 6.1.15.4 Channel Associated Signaling CAS (E1, serial mode 6.1.15.5 Channel Associated Signaling CAS (E1, µP access mode 6.2 Framer Operating Modes (E1 6.2.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 6.2.2 Doubleframe Format (E1 6.2.2.1 Transmit Transparent Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 6.2.2.2 Synchronization Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 6.2.2.3 A-Bit Access ...
Page 6
... Table of Contents 6.2.3.6 A-Bit Access (E1 6.2.3.7 Sa-Bit Access (E1 6.2.3.8 E-Bit Access (E1 6.3 Additional Receive Framer Functions (E1 101 6.3.1 Error Performance Monitoring and Alarm Handling . . . . . . . . . . . . . . . 101 6.3.2 Auto Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 6.3.2.1 Automatic Remote Alarm Access . . . . . . . . . . . . . . . . . . . . . . . . . . 102 6.3.2.2 Automatic E-bit Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 6.3.2.3 Automatic AIS to System Interface ...
Page 7
... Loss-of-Signal Detection (T1/J1 136 7.1.10 Receive Jitter Attenuator (T1/J1 137 7.1.11 Jitter Tolerance (T1/J1 140 7.1.12 Output Jitter (T1/J1 141 7.1.13 Framer/Synchronizer (T1/J1 141 7.1.14 Receive Elastic Buffer (T1/J1 141 7.1.15 Receive Signaling Controller (T1/J1 146 7.1.15.1 HDLC or LAPD Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 7.1.15.2 Support of Signaling System #7 ...
Page 8
Table of Contents 7.3.3 Error Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
Table of Contents 9 Operational Description T1/ 211 9.1 ...
Page 10
Table of Contents 13.4.2 JTAG Boundary Scan Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 481 13.4.3 ...
Page 11
List of Figures Figure 1 Bipolar Violation Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 12
List of Figures Figure 43 Local Loop (E1 ...
Page 13
List of Figures Figure 85 Interrupt Driven Reception Sequence Example . . . . . . . . . . . . . . . . . 226 Figure 86 MCLK Timing . . . . . . . . ...
Page 14
List of Tables Table 1 MCLK Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 15
... Time Slot Assigner HDLC Channel 1 (T1/J1 195 Table 49 Initial Values after Reset (E1 203 Table 50 Initialization Parameters (E1 205 Table 51 Line Interface Initialization (E1 207 Table 52 Framer Initialization (E1 207 Table 53 HDLC Controller Initialization (E1 208 Table 54 CAS-CC Initialization (E1 209 Table 55 Output Tristate Programming (E1 210 Table 56 Initial Values after reset and FMR1 ...
Page 16
List of Tables Table 85 Digital Line Interface Timing Parameter Values 489 Table 86 RCLK and RFSP Timing Parameter Values . . . . ...
Page 17
... Preface ® The FALC 56 Version 2.2 framer and line interface component is designed to fulfill all required interfacing between an analog E1/T1/J1 line and the digital PCM system highway/H.100 bus. The digital functions as well as the analog characteristics are configured via a flexible microprocessor interface. Organization of this Document This Data Sheet is organized as follows: • ...
Page 18
Delta of the FALC This chapter gives an overview of the differences between FALC Version 2.1. 1.1 Version Status Register The value of register VSTR is ´05 Note that decision between V2.1 and V2.2 is possible by reading the ...
Page 19
Table 1 MCLK Selection (cont’d) MCLK [MHz] GCM1 GCM2 12.352 16.384 don’t care 1.5 Multifunction Port Programming The following selections of port functions are available, also if Channel Associated ...
Page 20
Clearing Bit SIS.CEC during Repetitive Data Transmission using HDLC In case of ongoing repetitive transmission of data using the HDLC controller the SIS.CEC bit is cleared after execution of a command (written to CMDR) is finished so that further ...
Page 21
Functional Restrictions This chapter gives an overview of functional restrictions and recommendations how to work with it. 2.1 Bipolar Violation Detection Some kind of Bipolar Violations (BPV) are not detected correctly and thus not counted by the bipolar violation ...
Page 22
Alternating 1/0 (50 density): all BPVs will be detected - All fixed patterns with no consecutive 1 s (less than 50% 1s density): all BPVs will be detected. - Variable or fixed patterns with at least 2 ...
Page 23
Interframe Time Fill FF The first byte of every received HDLC frame is not stored in the receive FIFO and not counted by the Received Byte Counter (RBC). 2.3.2 Interframe Time Fill 7E The first byte of a received ...
Page 24
Transmit Pulse Width Changes in the PCM mode bit (FMR1.PMOD) or write operations to the GCM5 or GCM6 Register may result in an enlarged pulse width on the transmit line interface. Note: A PLL reset will result in a ...
Page 25
... Introduction ® The FALC 56 Version 2.2 framer and line interface component is designed to fulfill all required interfacing between analog E1/T1/J1 lines and the digital PCM system highway, H.100/H.110 or H-MVIP bus for world market telecommunication systems. Due to its multitude of implemented functions, it fits to a wide range of networking applications and fulfills the according international standards ...
Page 26
... E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications ® FALC 56 Version 2.2 3.1 Features Line Interface • High-density, generic interface for all E1/T1/J1 applications • Analog receive and transmit circuits for long-haul and short-haul applications • T1/J1 mode selectable • ...
Page 27
Common master clock reference for E1 and T1/J1 (any frequency within 1.02 and 20 MHz) • Power-down function • Support of automatic protection switching • Dual-rail or single-rail digital inputs and outputs • Unipolar NRZ or CMI for interfacing ...
Page 28
Programmable elastic buffer size: 2 frames/1 frame/short buffer/bypass • Provides different time slot mapping modes • Supports fractional E1 or T1/J1 access • Flexible transparent modes Programmable in-band loop code detection and generation (TR62411) • Channel loop back, line ...
Page 29
One-second timer (internal or external timing reference) General • General input/output function included in multifunction ports • Boundary scan standard IEEE 1149.1 • P-LBGA-81-1 package; body size 10 mm • P-MQFP-80-1 package; body size 14 mm • Temperature range ...
Page 30
Typical Applications Figure 2 shows a typical application used in GSM base stations. E1/T1/J1 FALC56 M icro- processor E1/T1/J1 FALC56 Figure 2 GSM Base Station Aplication Data Sheet EPIC M UNICH 32/256 EPIC 30 ® FALC 56 PEF 2256 ...
Page 31
External Signals 4.1 Logic Symbol RL1/RDIP/ROID RL2/RDIN/RCLKI XL1/XDOP/XOID XL2/XDON AS1 AS2 TRS TDI TMS TCK TDO D(15:0) A(7:0) CS WR/RW RD/DS BHE/BLE ALE DBW IM INT RES Figure 3 Logic Symbol Data Sheet ® FALC 56 PEF 2256 15 ...
Page 32
Pin Diagram P-MQFP-80-1 60 XPB 61 XPC XPD SCLKX 64 SCLKR RDO RPA RPB 68 RPC RPD MCLK V DDC RCLK CLK1 76 CLK2 SEC/FSC SYNC VSEL Figure 4 Pin Configuration ...
Page 33
Pin Diagram P-LBGA-81 RL2/ B RDIN XL2/ C XDON TRS G TDI H AS1 J D15 Figure 5 Pin Configuration P-LBGA-81-1 Data Sheet Top View ...
Page 34
Pin Description This chapter describes the pin functions. There is no functional difference between TQFP and BGA package. Pin numbers refer to the TQPP package while the ball numbers refer to the BGA package. 4.4.1 Input/Output Signals Table 3 ...
Page 35
Table 3 Pin Definitions - Microprocessor Interface (cont’d) Pin or Name Ball No. 51 (E9) ALE 52 (E7 (D7 Data Sheet Pin Buffer Function Type Type I PU Address Latch Enable This signal allows the ...
Page 36
Table 3 Pin Definitions - Microprocessor Interface (cont’d) Pin or Name Ball No. 12 (E3) DBW 11 (E1 (D9) CS Data Sheet Pin Buffer Function Type Type I PU Data Bus Width This input signal selects the bus ...
Page 37
Table 3 Pin Definitions - Microprocessor Interface (cont’d) Pin or Name Ball No. 55 (C9) BHE BLE 57 (C7) INT Data Sheet Pin Buffer Function Type Type I PU Bus High Enable Used in Intel bus mode. If 16-bit bus ...
Page 38
Table 4 Pin Definitions - Line Interface Pin or Name Ball No. 3 (C2) RL1 RDIP ROID Data Sheet Pin Buffer Function Type Type I analog Line Receiver Input 1 Analog input from the external transformer. Selected by LIM1.DRS = ...
Page 39
Table 4 Pin Definitions - Line Interface (cont’d) Pin or Name Ball No. 2 (B1) RL2 RDIN RCLKI Data Sheet Pin Buffer Function Type Type I analog Line Receiver Input 2 Analog input from the external transformer. Selected by LIM1.DRS ...
Page 40
Table 4 Pin Definitions - Line Interface (cont’d) Pin or Name Ball No. 7 (D4) XL1 XDOP XOID Data Sheet Pin Buffer Function Type Type O analog Transmit Line 1 Analog output to the external transformer. Selected if LIM1.DRS = ...
Page 41
Table 4 Pin Definitions - Line Interface (cont’d) Pin or Name Ball No. 5 (C1) XL2 XDON XFM Data Sheet Pin Buffer Function Type Type O analog Transmit Line 2 Analog output to the external transformer. Selected if LIM1.DRS = ...
Page 42
Table 5 Pin Definitions - Clock Interface Pin or Name Ball No. 73 (C4) MCLK 79 (A2) SYNC 76 (B4) CLK1 Data Sheet Pin Buffer Function Type Type I Master Clock A reference clock of better than ± 32 ppm ...
Page 43
Table 5 Pin Definitions - Clock Interface (cont’d) Pin or Name Ball No. 77 (C3) CLK2 Data Sheet Pin Buffer Function Type Type O PU DCO-X Clock Output Output of the de-jittered system clock generated by the DCO-X circuit. Frequency ...
Page 44
Table 5 Pin Definitions - Clock Interface (cont’d) Pin or Name Ball No. 78 (B3) SEC FSC Data Sheet Pin Buffer Function Type Type I PU One-Second Timer Reference Input A pulse with logical high level for at least two ...
Page 45
Table 5 Pin Definitions - Clock Interface (cont’d) Pin or Name Ball No. 75 (A3) RCLK Data Sheet Pin Buffer Function Type Type O PU Receive Clock After reset this port is configured to be internally pulled up weakly. Setting ...
Page 46
Table 6 Pin Definitions - System Interface Pin or Name Ball No. 66 (B6) RDO 65 (A7) SCLKR Data Sheet Pin Buffer Function Type Type O Receive Data Output Received data that is sent to the system highway. Clocking of ...
Page 47
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 67 (D6) RPA 68 (A6) RPB 69 (B5) RBC 70 (D5) RPD Data Sheet Pin Buffer Function Type Type Receive Multifunction Ports Depending on programming of bits ...
Page 48
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 67 (D6) RPA 68 (A6) RPB 69 (B5) RBC 70 (D5) RPD Data Sheet Pin Buffer Function Type Type O Receive Frame Marker (RFM) PC(1:4).RPC(3:0) = 0010 ...
Page 49
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 67 (D6) RPA 68 (A6) RPB 69 (B5) RBC 70 (D5) RPD Data Sheet Pin Buffer Function Type Type O Receive Signaling Marker (RSIGM) PC(1:4).RPC(3:0) = 0011 ...
Page 50
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 67 (D6) RPA 68 (A6) RPB 69 (B5) RBC 70 (D5) RPD 56 (D8) XDI 64 (C6) SCLKX Data Sheet Pin Buffer Function Type Type O Loss ...
Page 51
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 60 (B8) XPA 61 (A9) XPB 62 (A8) XBC 63 (B7) XPD Data Sheet Pin Buffer Function Type Type Transmit Multifunction Ports Depending on programming of bits ...
Page 52
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 60 (B8) XPA 61 (A9) XPB 62 (A8) XBC 63 (B7) XPD Data Sheet Pin Buffer Function Type Type I PU Transmit Signaling Data (XSIG) PC(1:4).XPC(3:0) = ...
Page 53
Table 6 Pin Definitions - System Interface (cont’d) Pin or Name Ball No. 60 (B8) XPA 61 (A9) XPB 62 (A8) XBC 63 (B7) XPD Data Sheet Pin Buffer Function Type Type O Data Link Bit Transmit (DLX) PC(1:4).XPC(3:0) = ...
Page 54
Table 7 Miscellaneous Pin Definitions Pin (Ball) Name No. Power Supply 80 (B2) VSEL V 4 (D3) DDR V 6 (D2) DDX V 9 (E2) DDP V 74 (A4) DDC V 34 (A5 (C8) 41 (G4) 58 (J6) ...
Page 55
Table 7 Miscellaneous Pin Definitions (cont’d) Pin (Ball) Name No (A1 (D1) 10 (E4) 10 (B9) 25 (C5) 35 (E4) 42 (H9) 59 (J3) 72 (J7) Analog Switch 19 (H1) AS1 20 (H2) AS2 Device Reset ...
Page 56
Table 7 Miscellaneous Pin Definitions (cont’d) Pin (Ball) Name No. 17 (G3) TCK 18 (G2) TDO Unused Pins - (E5) N.C. Note open drain output PP = push/pull output PU = input or input/output comprising an internal pullup ...
Page 57
... Analog line driver with programmable pulse shaper and line build out • Central clock generation module • Elastic buffers for receive and transmit direction • Receive Framer, receive line decoding, alarm detection, PRBS and performance monitoring • Transmit framer, receive line encoding, alarm and PRBS generation • Receive jitter attenuator • ...
Page 58
Block Diagram • RL1 RDIP ROID Long & Short Haul Receive Line RL2 Interface RDIN RCLKI Clock & Data Recovery XL1 XDOP XOID Long & Short Haul Line Transm it XL2 Interface XDON XFM JTAG Boundary Scan IEEE 1149 ...
Page 59
Functional Blocks 5.3.1 Microprocessor Interface The communication between the CPU and the FALC accessible registers. The interface can be configured as Intel or Motorola type with a selectable data bus width bits. The CPU transfers ...
Page 60
Table 10 Selectable Bus and Microprocessor Interface Configuration ALE IM Microprocessor interface Motorola Intel SS DD switching 0 Intel The assignment of registers with even/odd addresses to the data lines in case ...
Page 61
RFIFO Byte 32 4 Byte 4 3 Byte 3 2 Byte 2 1 Byte 1 D15 D8 Figure 7 FIFO Word Access (Intel Mode) RFIFO Byte 32 4 Byte 4 3 Byte 3 2 ...
Page 62
Interrupt Interface Special events in the FALC programmable characteristics (open drain or push-pull, defined by register IPC), which requests the CPU to read status information from the FALC ® from/to the FALC 56. Since only one INT request output ...
Page 63
After reading the assigned interrupt status registers ISR(5:0), the pointer in register GIS is cleared or updated if another interrupt requires service. If all pending interrupts are acknowledged by reading (GIS is reset), pin INT goes inactive. ...
Page 64
Boundary Scan Interface ® In the FALC 56 a Test Access Port (TAP) controller is implemented. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both, ...
Page 65
Test handling (boundary scan operation) is performed using the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input) and TDO (Test Data Output) when the TAP controller is not in its reset state, that means TRS is ...
Page 66
Figure 11 JTAG TAP Controller State Machine Data Sheet TMS = 1 1 select DR scan 0 1 capture data shift exit1 DR 0 pause ...
Page 67
Master Clocking Unit ® The FALC 56 provides a flexible clocking unit, which references to any clock in the range of 1. MHz supplied on pin MCLK. The clocking unit has to be tuned to the selected ...
Page 68
Power Supply 5.4.1 Power Supply Configuration ® The FALC 56 uses two different supply voltages internally, which are 3.3 V and 1.8 V. For compatibility reasons possible to operate the device off a single 3.3 V power ...
Page 69
V 3.3 V Figure 14 Dual Voltage Power Supply Mode 5.4.2 Power Supply De-Coupling To gain best performance, the following values are recommended for the external de-coupling between V DDC Table 12 Decoupling Capacitor Parameters Parameter Capacitance (C ) ...
Page 70
C DEC Figure 15 Decoupling Capacitor Placement Data Sheet DDC 70 FALC PEF 2256 H/E Functional Description E1/T1/J1 F56V2_power_supply_decoupling Rev. 1.1, 2005-06-13 ® 56 ...
Page 71
Functional Description E1 6.1 Receive Path in E1 Mode RL1/RDIP/ROID Equalizer RL2/RDIN/RCLKI SYNC MCLK Figure 16 Receive Clock System (E1) 6.1.1 Receive Line Interface For data input, three different data types are supported: • Ternary coded signals received at ...
Page 72
Receive Equalization Network (E1) ® The FALC 56 automatically recovers the signals received on pins RL1 range -43 ...
Page 73
Table 13 RCLK Output Selection (E1) Clock Source Receive Data (2.048 Mbit/s on RL1/RL2, RDIP/RDIN or ROID) Receive Data in case of LOS DCO-R The intrinsic jitter generated in the absence of any input jitter is not more than 0.035 ...
Page 74
Receive Line Termination (E1) The signal at the ternary interface is received at both ends of a transformer. A termination resistor is used to achieve line impedance matching (see The E1 operating modes 75 termination resistor of 300 require ...
Page 75
E1/T1/J1 Receive Line R3 resistive -20 dB network Figure 18 Receive Line Monitoring (E1) Table 15 External Component Recommendations (Monitoring) 1) Parameter This includes all parasitic effects caused ...
Page 76
Switching between both devices can be done through the microcontroller interface or by using the tristate hardware input pin as shown in the figure. E1/T1/J1 Transmit Line E1/T1/J1 Receive Line Figure 19 Short Haul Protection Switching Application (E1) ...
Page 77
E1/T1/J1 Transmit Line E1/T1/J1 Receive Line Figure 20 Long Haul Protection Switching Application (E1) 6.1.9 Loss-of-Signal Detection (E1) There are different definitions for detecting Loss-Of-Signal (LOS) alarms in the ITU-T G.775 and ETS 300233. The FALC is performed by generating ...
Page 78
LIM1.RIL(2:0) (see register (PCD). The contents of the PCD register is multiplied by 16, which results in the number of pulse periods, i.e. the time which has to suspend until the alarm has to be detected. The programmable ...
Page 79
Slave mode In slave mode (LIM0.MAS = 0) the DCO-R is synchronized with the recovered route clock. In case of LOS the DCO-R switches automatically to Master mode. If bit CMR1.DCS is set automatic switching from RCLK to SYNC ...
Page 80
Figure 21 Jitter Attenuation Performance (E1) Also the requirements of ETSI TBR 12/13 are satisfied. Insuring adequate margin against TBR 12/13 output jitter limit with 15 UI input ...
Page 81
Jitter Tolerance (E1) ® The FALC 56 receiver’s tolerance to input jitter complies with ITU requirements. Figure 22 shows the curves of different input jitter specifications stated below as well as ® the FALC 56 performance. 1000 UI 100 ...
Page 82
... Framer/Synchronizer (E1) The following functions are performed: • Synchronization on pulse frame and multiframe • Error indication when synchronization is lost. In this case, AIS is sent automatically to the system side and remote alarm is sent to the remote end if enabled. • Initiating and controlling of resynchronization after reaching the asynchronous state. ...
Page 83
Reporting and controlling of slips Controlled by special signals generated by the receiver, the unipolar bit stream is converted into bit-parallel data which is circularly written to the elastic buffer using internally generated receive route clock (RCLK). Reading of ...
Page 84
RCLK and the current working clock of the receive ...
Page 85
Receive Signaling Controller (E1) The signaling controller can be programmed to operate in various signaling modes. The ® FALC 56 performs the following signaling and data link methods. 6.1.15.1 HDLC or LAPD Access ® The FALC 56 offers three ...
Page 86
In signaling controller transparent mode, fully transparent data reception without HDLC framing is performed, i.e. without flag recognition, CRC checking or bit stuffing. This allows user specific protocol variations. 6.1.15.2 Support of Signaling System #7 The HDLC controller of channel ...
Page 87
Idle Reset Counter values [CMDR2.RSUC = 1] in service SU in error Link failure [ISR1.SUEX = 1] ...
Page 88
S -Bit Access (E1) a ® The FALC 56 supports the S • The access through register RSW • The access through registers RSA(8:4), capable of storing the information for a complete multiframe • The access through the 64 ...
Page 89
Because the CAS controller is working on the PCM highway side of the receive buffer, slips disturb the CAS data. SYPR SCLKR T TS31 TS0 RDO FAS/NFAS RSIG FAS/NFAS T = Time ...
Page 90
... Additionally the FALC data change pointer (RSP1/2) which directly points to the updated RS(16:1) register. Because the CAS controller is working on the PCM highway side of the receive buffer, slips disturb the CAS data. 6.2 Framer Operating Modes (E1) 6.2.1 General Bit: FMR1.PMOD = 0 PCM line bit rate ...
Page 91
Doubleframe Format (E1) The framing structure is defined by the contents of time slot 0 (refer to Table 19 Allocation of Bits Time Slot 0 (E1) Bit AlternateNumber Frames Frame Containing the Frame Alignment Signal ...
Page 92
... The resynchronization procedure starts automatically after reaching the asynchronous state. Additionally, it can be invoked user controlled by bit FMR0.FRS (force resynchronization, the FAS word detection is interrupted until the framer is in the asynchronous state. After that, resynchronization starts automatically). Synchronous state is established after detecting: • ...
Page 93
The presence of the correct service word (bit frame • A correct FAS word in frame the service word in frame the FAS word ...
Page 94
CRC-Multiframe (E1) The multiframe structure shown in the receiver and FMR1.XFS for the transmitter. Multiframe : Frame alignment : Multiframe alignment : CRC bits : CRC block size : CRC procedure : Table 21 CRC-Multiframe Structure (E1) Sub- Multiframe ...
Page 95
For transmit direction, contents of time slot 0 are additionally determined by the selected transparent mode. Table 22 Transmit Transparent Mode (CRC Multiframe E1) enabled by Transmit Transparent Source for Framing + CRC – (int. gen.) XSP.TT0 via pin XDI ...
Page 96
... Modified CRC4 Multiframe Alignment Algorithm (E1) The modified CRC4 multiframe alignment algorithm allows an automatic interworking between framers with and without a CRC4 capability. The interworking is realized described in ITU-T G.706 Appendix B. If doubleframe synchronization is consistently present but CRC4 multiframe alignment is not achieved within 400 assumed that the distant end is initialized to doubleframe format ...
Page 97
A research for basic frame alignment is initiated if the CRC4 multiframe synchronization cannot be achieved within 8 ms and is started just after the previous ...
Page 98
S -Bit Access (E1) a Due to signaling procedures using the five S CRC multiframe structure, three possibilities of access by the microprocessor are implemented. • The standard procedure allows reading/writing the S without further support. The S • ...
Page 99
S 6-Bit Error Indication Counters a The S 6-bit error indication counter CRC2L/H (16 bits) counts the received S a sequence 0001 or 0011 in every CRC submultiframe. In the primary rate access digital section this counter option gives information ...
Page 100
Note: E-bits can be processed by the system interface. Setting bit TSWM.TSIS enables transparency for E-bits in transmit direction (refer to OUT of Primary BFA: Inhibit Incoming CRC-4 Performance Monitoring Reset all Timers Set FRS0.LFA/LMFA/NMF = 110 IN Primary BFA: ...
Page 101
... Additional Receive Framer Functions (E1) 6.3.1 Error Performance Monitoring and Alarm Handling Alarm Indication Signal: Detection and recovery is flagged by bit FRS0.AIS and ISR2.AIS. Transmission is enabled by bit FMR1.XAIS. Loss-Of-Signal: Detection and recovery is flagged by bit FRS0.LOS and ISR2.LOS. Remote Alarm Indication: Detection and release is flagged by bit FRS0.RRA, RSW.RRA and ISR2 ...
Page 102
Table 23 Summary of Alarm Detection and Release (E1) (cont’d) Alarm Detection Condition Remote Alarm in Y-bit = 1 received in CAS time slot 16 (TS16RA) multiframe alignment word Loss-of-Signal in All zeros for at least 16 time slot 16 ...
Page 103
Automatic Clock Source Switching In slave mode (LIM0.MAS = 0) the DCO-R synchronizes to the recovered route clock. In case of loss-of-signal (LOS) the DCO-R switches to Master mode automatically. If bit CMR1.DCS is set, automatic switching from RCLK ...
Page 104
SEC/FSC. Selecting the external second timer is done with GCR.SES. Refer also to register GPC1 for input/output selection. 6.3.6 In-Band Loop Generation and Detection ® The FALC ...
Page 105
Transmit Path in E1 Mode 6.4.1 Transmitter (E1) The serial bit stream is processed by the transmitter which has the following functions: • Frame/multiframe synthesis of one of the two selectable framing formats • Insertion of service and data ...
Page 106
Transmit Line Interface (E1) The analog transmitter transforms the unipolar bit stream to ternary (alternate bipolar) return to zero signals of the appropriate programmable shape. The unipolar data is provided by the digital transmitter Line Figure 27 ...
Page 107
Transmit Jitter Attenuator (E1) The transmit jitter attenuator DCO-X circuitry generates a "jitter-free" transmit clock and meets the following requirements: ITU-T I.431, G. 703, G. 736 to 739, G.823 and ETSI TBR12/13. The DCO-X circuitry works internally with the ...
Page 108
... The functions of the transmit buffer are: Data Sheet D A Pulse Shaper ÷ 4 E1: 8MHz T1: 6MHz DCO-X Transmit Jitter Attenuator Unit 108 FALC PEF 2256 H/E Functional Description E1 Transmit Framer Elastic Store SCLKR Internal Clock of Receive System Interface Rev. 1.1, 2005-06-13 ® 56 XDI SCLKX TCLK RCLK ITS10305 ...
Page 109
... Reading of stored data is controlled by the clock generated by DCO-X circuitry or the externally generated TCLK and the transmit framer. With the de-jittered clock data is read from the transmit elastic buffer and are forwarded to the transmitter. Reporting and controlling of slips is done according to the receive direction ...
Page 110
V by setting the transmit line driver XL1/2 into high-impedance state automatically (if enabled by XPM2.DAXLT = 0). The ...
Page 111
The FALC 56 offers the flexibility to insert data during certain time slots. Any combinations of time slots can be programmed separately for the receive and transmit direction if using HDLC channel 1. HDLC channel 2 and 3 support ...
Page 112
The access through the 64 byte deep XFIFO of the signaling controller (HDLC channel 1 only) This S -bit access gives the opportunity to transparent a bit stream as well as HDLC a frames where the signaling controller automatically ...
Page 113
Channel Associated Signaling CAS (E1, µP access mode) Transmit data stored in registers XS(16:1) is transmitted on a multiframe boundary in time slot 16. The signaling controller inserts the bit stream either on the transmit line side or, if ...
Page 114
MHz shifting is done bit by bit, while running the ® FALC 56 with 16.384 MHz and 2.048 ...
Page 115
GPI Receive Signaling Buffer Receive Elastic Buffer Receive Data Receive Receive Jitter Clock Attenuator GPI Transmit Signaling Buffer Transmit Elastic Buffer BYP Transmit Data Transmit Transmit Jitter Clock Attenuator Figure 31 System Interface (E1) Data Sheet Functional Description E1 RSIGM ...
Page 116
Receive System Interface (E1) FRAME 1 FRAME 2 FRAME 3 RDO RMFB SYPR SYPR Trigger 1) Edge SCLKR 8.192 MHz SCLKR 2.048 MHz RDO/RSIG Bit 255 2 Mbit/s Data Rate RDO/RSIG 4 Mbit/s Data Rate (SCLKR = 8.192 MHz) ...
Page 117
Receive Offset Programming Depending on the selection of the synchronization signals (SYPR or RFM), different calculation formulas are used to define the position of the synchronization pulses. These formulas are given below, see of RFM is always the basic ...
Page 118
TS0 RDO SCLKR SIC3.RESR = 0 (falling edge) SCLKR SIC3.RESR = 1 (rising edge) SYPR SYPR SYPR Figure 33 SYPR Offset Programming (2.048 Mbit/s, 2.048 MHz) TS0 - CP0 ...
Page 119
TS0 RDO SCLKR SIC3.RESR = 0 (falling edge) SCLKR SIC3.RESR = 1 (rising edge) RFM RFM RFM BP = 251 Figure 35 RFM Offset Programming (2.048 ...
Page 120
Transmit System Interface (E1) XDI FRAME0 FRAME1 XMFB XMFS SYPX Trigger Edge SYPX T SCLKX XSIGM XDI/XSIG DLX Sa-Bit Marker XC0.SA8E-SA4E 1) only falling edge mode shown 2) delay T is programmable by XC0/1; Figure 37 Transmit System Interface ...
Page 121
XDI FRAME0 FRAME1 XMFB XMFS SYPX Trigger Edge SYPX SCLKX XSIGM Time-Slot Marker TTR1...4 SIC2.SICS2-0=000 3) XDI/XSIG SIC2.SICS2-0=000 XDI/XSIG 3) SIC2.SICS2-0=001 DLX Sa-Bit Marker XC0.SA8E-SA4E SIC2.SICS2-0=000 DLX Sa-Bit Marker XC0.SA8E-SA4E SIC2.SICS2-0=000 1) only falling edge mode shown 2) delay T ...
Page 122
Transmit Offset Programming The following calculation formula is used to define the position of the synchronization pulses. SYPX Offset Calculation T: Time between beginning of SYPX pulse and beginning of next frame (time slot 0, bit 0), measured in ...
Page 123
TS0 XDI SCLKX SIC3.RESX = 1 (rising edge) SCLKX SIC3.RESX = 0 (falling edge) SYPX SYPX SYPX Figure 39 SYPX Offset Programming (2.048 Mbit/s, 2.048 MHz) TS0 - CP0 ...
Page 124
Time Slot Assigner (E1) HDLC channel 1 offers the flexibility to connect data during certain time slots, as defined by registers RTR(4:1) and TTR(4:1), to the RFIFO and XFIFO, respectively. Any combinations of time slots can be programmed for ...
Page 125
... RL1 RL2 XL1 XL2 XCLK Figure 41 Remote Loop (E1) Data Sheet RCLK Clock + Rec. Data Framer Recovery FIFO MUX Trans. Framer MUX RCLK DCO-R/X 125 FALC PEF 2256 H/E Functional Description and 2 -1 pseudo-random -1 Elast. RDO Store Elast. XDI ...
Page 126
... Clock + RL1 Data RL2 Recovery XL1 XL2 Figure 42 Payload Loop (E1) Data Sheet RCLK Rec. Elast. Framer Store Trans. Elast. Framer Store 126 ® FALC PEF 2256 H/E Functional Description E1 AIS-GEN MUX RDO SCLKR XDI SCLKX ITS09748 Rev. 1.1, 2005-06-13 56 ...
Page 127
... The serial codes for transmitter and receiver have to be identical. RL1 RL2 XL1 XL2 Figure 43 Local Loop (E1) Data Sheet RCLK Clock + Rec. Data Framer Recovery Trans. MUX Framer AIS-GEN 127 ® FALC PEF 2256 H/E Functional Description E1 Elast. RDO Store Elast. XDI Store ITS09749 Rev. 1.1, 2005-06-13 56 ...
Page 128
... The usage of a quasi-static test pattern is recommended. Clock + RL1 Data RL2 Recovery XL1 Trans. Framer XL2 Figure 44 Single Channel Loop-Back (E1) Data Sheet RCLK MUX Rec. Framer MUX IDLE Code 128 ® FALC PEF 2256 H/E Functional Description E1 Elast. RDO Store Elast. XDI Store ITS09747 Rev. 1.1, 2005-06-13 ...
Page 129
Alarm Simulation (E1) Alarm simulation does not affect the normal operation of the device, i.e. all time slots remain available for transmission. However, possible reported to the processor or to the remote end when the device is in the ...
Page 130
Functional Description T1/J1 7.1 Receive Path in T1/J1 Mode RL1/RDIP/ROID Equalizer RL2/RDIN/RCLKI SYNC MCLK Figure 45 Receive Clock System (T1/J1) 7.1.1 Receive Line Interface (T1/J1) For data input, three different data types are supported: • Ternary coded signals received ...
Page 131
Receive Equalization Network (T1/J1) ® The FALC 56 automatically recovers the signals received on pins RL1/2. The maximum reachable length with a 22 AWG twisted-pair cable is 2000 m (~6560 ft.). The integrated receive equalization network recovers signals with ...
Page 132
Table 28 RCLK Output Selection (T1/J1) Clock Source Receive Data (1.544 Mbit/s on RL1/RL2, RDIP/RDIN or ROID) Receive Data in case of LOS DCO-R The intrinsic jitter generated in the absence of any input jitter is not more than 0.035 ...
Page 133
Receive Line Termination (T1/J1) The signal at the ternary interface is received at both ends of a transformer. A termination resistor is used to achieve line impedance matching (see t 2 Line Figure 46 Receiver Configuration (T1/J1) Table 29 ...
Page 134
Receive Line Monitoring Mode For short-haul applications like shown in switched into receive line monitoring mode (LIM0.RLM = 1). One device is used as a short-haul receiver while the other is used as a short-haul monitor. In this mode ...
Page 135
If both channels are configured identically and supplied with the same system data and clocks, the transmit path can be switched from one channel to the other ...
Page 136
E1/T1/J1 Transmit Line E1/T1/J1 Receive Line Figure 49 Long Haul Protection Switching Application (T1/J1) 7.1.9 Loss-of-Signal Detection (T1/J1) There are different definitions for detecting Loss-Of-Signal alarms (LOS) in the ITU-T G.775 and AT&T TR 54016. The FALC indication is performed ...
Page 137
LIM1.RIL(2:0) (see set by an 8-bit register (PCD). The contents of the PCD register is multiplied by 16, which results in the number of pulse periods, i.e. the time which has to suspend until the alarm has ...
Page 138
Slave mode In slave mode (LIM0.MAS = 0) the DCO-R is synchronized on the recovered route clock. In case of LOS the DCO-R switches automatically to master mode. If bit CMR1.DCS is set automatic switching from RCLK to SYNC ...
Page 139
Table 31 System Clocking (T1/J1) (cont’d) Mode Internal LOS Active Slave yes The jitter attenuator meets the jitter transfer requirements of the PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253, TR-TSY 499 and ITU-T I.431 and G.703 (refer to Figure 50). ...
Page 140
Jitter Tolerance (T1/J1) ® The FALC 56 receiver’s tolerance to input jitter complies with ITU, AT&T and Telcordia requirements for T1 applications. Figure 51 shows the curves of different input jitter specifications stated below as well as ® the ...
Page 141
... Lower Cutoff PUB 62411 kHz 10 Hz 7.1.13 Framer/Synchronizer (T1/J1) The following functions are performed: • Synchronization on pulse frame and multiframe • Error indication when synchronization is lost. In this case, AIS is sent to the system side automatically and remote alarm to the remote end if enabled. ...
Page 142
RBS1/0 = 00: two frame buffer or 386 bits Maximum of wander amplitude (peak-to-peak 648 ns) System interface clocking rate: modulo 2.048 MHz: 142 UI in channel translation mode channel translation mode ...
Page 143
Table 33 Channel Translation Modes (DS1/J1) Channels Channel Channel Translation Translation Mode 0 Mode 1 FS/DL FS/ – – – ...
Page 144
Table 34 Receive Buffer Operation Modes (T1/J1) Buffer Size (SIC1.RBS1/0) 1) Bypass Short buffer 1 frame 2 frames 1) In bypass mode the clock provided on pin SCLKR is ignored. Clocking is done with RCLK. Figure 52 gives an idea ...
Page 145
S Figure 52 The Receive Elastic Buffer as Circularly Organized Memory Data Sheet Frame 2 Time Slots R’ R Slip Frame 1 Time Slots Moment of Slip Detection Write Pointer (Route ...
Page 146
Receive Signaling Controller (T1/J1) The signaling controller can be programmed to operate in various signaling modes. The ® FALC 56 performs the following signaling and data link methods. 7.1.15.1 HDLC or LAPD Access ® The FALC 56 offers three ...
Page 147
CRC checking or bit stuffing. This allows user specific protocol variations. 7.1.15.2 Support of Signaling System #7 The HDLC controller of channel 1 supports the signaling system #7 (SS7) which is described in ...
Page 148
Idle Reset Counter values [CMDR2.RSUC = 1] in service SU in error Link failure [ISR1.SUEX = 1] ...
Page 149
CAS Bit-Robbing (T1/J1, serial mode) The signaling information is carried in the LSB of every sixth frame for each time slot. The signaling controller samples the bit stream either on the receive line side or if external signaling is ...
Page 150
... The DL-channel protocol is supported as follows: • Access is done on a multiframe basis through registers RDL(3:1), • The DL-bit information from frame stored in the receive FIFO of the signaling controller. 7.2 Framer Operating Modes (T1/J1) 7.2.1 General Activated with bit FMR1.PMOD = 1. PCM line bit rate : Single frame length ...
Page 151
After reset, the FALC 56 must be programmed with FMR1.PMOD = 1 to enable the T1/J1 (PCM24) mode. Switching between the framing formats is done by bit FMR4.FM1 0 for the receiver and for the transmitter. 7.2.2 General Aspects ...
Page 152
When resynchronization is initiated, the following values apply for the time required to achieve the synchronous state in case there is one definite framing candidate within the data stream: Table 35 Resynchronization Timing (T1/J1) Frame Mode Average F4 1.0 F12 ...
Page 153
Auto-Mode Definite Candidate Multiple Candidates Depends on the Disturbance D One Disturbance : Figure 54 Influences on Synchronization Status (T1/J1) Data Sheet EXLS FRS DON DOFF Multiple Candidates EXLS, FRS FRS DON DOFF EXLS FRS 153 PEF ...
Page 154
Figure 54 gives an overview of influences on synchronization status for the case of different external actions. Activation of auto mode and non-auto mode is performed by bit FMR4.AUTO. Generally, for initiating resynchronization it is recommended to use bit: FMR0.EXLS ...
Page 155
Multiframe ( Format, T1/J1) Normally, this kind of multiframe structure only makes sense when using the CAS robbed-bit signaling. The multiframe alignment signal is located at the FS-bit position of every other frame (refer to Table ...
Page 156
Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received. • FMR2.SSP = 1: terminal frame and multiframe synchronization are separated Two errors within 4/5/6 terminal framing bits lead to the same reaction as ...
Page 157
Table 38 Extended Superframe Structure (F24, ESF; T1/J1) (cont’d) Multiframe Frame Number Multiframe Bit Number 15 2702 16 2895 17 3088 18 3231 19 3474 20 3667 21 3860 22 4053 23 4246 24 4439 7.2.6.1 Synchronization Procedures For multiframe ...
Page 158
... FALC asynchronous state, searching for a possible additionally available framing pattern. This procedure is repeated until the framer has found three consecutive multiframe pattern in a row. • FMR2.MCSP/SSP = 10: This mode has been added in order to be able to choose multiple framing pattern candidates step by step ...
Page 159
CRC6 generation/checking according to JT G.706 Setting of RC0.SJR the FALC JT G.706. The CRC6 checksum is calculated including the FS/DL-bits. In synchronous state CRC6 errors increment an error counter. 7.2.7 72-Frame Multiframe (SLC96 Format, T1/J1) The 72-multiframe is ...
Page 160
Table 39 72-Frame Multiframe Structure (T1/J1) Frame Number – – – – – – – ...
Page 161
Table 39 72-Frame Multiframe Structure (T1/J1) (cont’d) Frame Number – – – Data Sheet Functional Description T1/J1 F Signaling Channel S Designation D A – D – D ...
Page 162
Summary of Frame Conditions (T1/J1) Table 40 Summary Frame Recover/Out of Frame Conditions (T1/J1) Format Frame Recover Condition F4 Only one FT pattern found, optional forcing on next available FT framing candidate F12 (D4) FMR2.SSP = 0: Combined FT ...
Page 163
... Additional Receive Framer Functions (T1/J1) 7.3.1 Error Performance Monitoring and Alarm Handling • Alarm Indication Signal: Detection and recovery is flagged by bit FRS0.AIS and ISR2.AIS. Transmission is enabled by bit FMR1.XAIS. • Loss-Of-Signal: Detection and recovery is flagged by bit FRS0.LOS and ISR2.LOS. • Remote Alarm Indication: Detection and release is flagged by bit FRS0.RRA and ISR2.RA/RAR. Transmission is enabled by bit FMR4.XRA. • ...
Page 164
Table 41 Summary of Alarm Detection and Release (T1/J1) (cont’d) Alarm Detection Condition Yellow Alarm or RC1.RRAM = 0: Remote Alarm bit 255 consecutive time 1) (RRA) slots or FS-bit = 1 of frame12 in F12 ...
Page 165
Automatic clock source switching In slave mode (LIM0.MAS = 0) the DCO-R synchronizes on the recovered route clock. In case of loss-of-signal (LOS) the DCO-R switches to master mode automatically. If bit CMR1.DCS is set, automatic switching from RCLK ...
Page 166
Selecting the external second timer is done with GCR.SES. Refer also to register GPC1 for input/output selection. 7.3.6 Clear Channel Capability For support of common T1 applications, clear channels can be specified through the 3-byte register bank CCB(1:3). In this ...
Page 167
Pulse-Density Detection ® The FALC 56 examines the receive data stream on the pulse-density requirement which is defined by ANSI T1. 403. More than 14 consecutive zeros or less than N ones in each and every time window of ...
Page 168
Transmit Line Interface (T1/J1) The analog transmitter transforms the unipolar bit stream to ternary (alternate bipolar) return to zero signals of the appropriate programmable shape. The unipolar data is provided on pin XDI and the digital transmitter. Similar to ...
Page 169
Transmit Jitter Attenuator (T1/J1) The transmit jitter attenuator DCO-X circuitry generates a "jitter-free" transmit clock and meets the following requirements: PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253, TR-TSY 499 and ITU-T I.431 and G.703. The DCO-X circuitry works internally ...
Page 170
RL1/2 RDIP/N Equalizer ROID XL1/2 DRS Line XDOP/N Driver XOID Figure 56 Clocking in Remote Loop Configuration (T1/J1) Data Sheet Functional Description T1/J1 RCLK DPLL DRS JATT Buffer Pulse Shaper RCLK Transmit RCLK Jitter Attenuator 170 ® FALC 56 PEF ...
Page 171
... Pulse Shaper ÷ 4 E1: 8MHz T1: 6MHz DCO-X Transmit Jitter Attenuator Unit 171 FALC PEF 2256 H/E Functional Description T1/J1 Transmit Framer Elastic Store SCLKR Internal Clock of Receive System Interface 193 bit (two frames) serves as a Rev. 1.1, 2005-06-13 ® 56 XDI SCLKX TCLK ...
Page 172
... Reading of stored data is controlled by the clock generated by DCO-X circuitry or the externally generated TCLK and the transmit framer. With the de-jittered clock data is read from the transmit elastic buffer and are forwarded to the transmitter. Reporting and controlling of slips is automatically done according to the receive direction ...
Page 173
XDI and XP(A:D) is programmable by bits SIC2.SICS(2:0), the remaining channel phases are cleared or ignored respectively. The following table gives an overview of the transmit buffer operating modes. Table 43 Transmit Buffer Operating ...
Page 174
Table 44 Pulse Shaper Programming (T1/J1) (cont’d) Range in Range in m ft. Serial Resistor Value 133 133 to 266 122 266 to 399 3C 122 to 162 ...
Page 175
Figure 58 Transmit Line Monitor Configuration (T1/J1) 7.4.7 Transmit Signaling Controller (T1/J1) Similar to the receive signaling controller the same signaling methods and the same time slot assignment are provided. The FALC link methods. 7.4.7.1 HDLC or LAPD access The ...
Page 176
SS7 support must be activated by setting the MODE register. Data stored in the transmit FIFO (XFIFO) is sent automatically. The SS7 protocol is supported by the following hardware features in transmit direction: • Transmission of flags at the beginning ...
Page 177
CAS Bit-Robbing (T1/J1, µP access mode) The signaling controller inserts the bit stream either on the transmit line side or if external signaling is enabled on the transmit system side. Signaling data is sourced internally from registers XS(12:1). Internal ...
Page 178
Table 45 Structure of Periodical Performance Report (T1/J1) Octet No FLAG = 2 SAPI = 3 TEI = 4 CONTROL = 00000011 = unacklowledged frame ...
Page 179
Table 46 Bit Functions in Periodical Performance Report Bit Value Interpretation Number of CRC error events = < number of CRC error events < number of CRC error ...
Page 180
Table 47 System Clocking and Data Rates (T1/J1) System Data Rate 1.544/2.048 Mbit/s 3.088/4.096 Mbit/s 6.176/8.192 Mbit/s 12.352/16.384 Mbit/s = valid invalid Generally the data or marker on the system interface are clocked off or latched on the ...
Page 181
GPI Receive Signaling Buffer Receive Elastic Buffer Receive Data Receive Receive Jitter Clock Attenuator GPI Transmit Signaling Buffer Transmit Elastic Buffer BYP Transmit Data Transmit Transmit Jitter Clock Attenuator Figure 59 System Interface (T1/J1) Data Sheet Functional Description T1/J1 RSIGM ...
Page 182
Receive System Interface (T1/J1) RDO FRAME 1 FRAME 2 FRAME 3 RMFB SYPR SYPR Trigger 1) Edge SCLKR 8.192 MHz T SCLKR 1.544 MHz RDO/RSIG Bit 255 2 Mbit/s Data Rate RDO/RSIG 4 Mbit/s Data Rate Bit 0 (SCLKR ...
Page 183
Receive Offset Programming Depending on the selection of the synchronization signals (SYPR or RFM), different calculation formulas are used to define the position of the synchronization pulses. These formulas are given below, see of SYPR and RFM is always ...
Page 184
RDO SCLKR SIC3.RESR = 0 (falling edge) SCLKR SIC3.RESR = 1 (rising edge) SYPR SYPR SYPR Figure 61 SYPR Offset Programming (1.544 Mbit/s, 1.544 MHz) RDO (CP0) F ...
Page 185
RDO SCLKR SIC3.RESR = 0 (falling edge) SCLKR SIC3.RESR = 1 (rising edge) RFM RFM RFM BP = 188 (BP = bit position) Figure 63 ...
Page 186
SYPR SCLKR T TS31 TS0 RDO RSIG FS/DL- channel T = Time slot offset (RC0, RC1 FS/DL-bit ABCD = Signaling bits for time slots 1...24, time slot mapping according to ...
Page 187
SYPR SCLKR T TS23 TS0 RDO RSIG RSIG Time slot offset (RC0, RC1 ...
Page 188
XDI FRAME1 FRAME2 XMFB XMFS SYPX Trigger Edge SYPX T SCLKX XSIGM Time Slot Marker XDI DLX DL Bit Marker 1) only falling edge mode shown 2) delay T is programmable by XC0/1; Figure 68 Transmit System Clocking: 1.544 MHz ...
Page 189
XDI FRAME1 FRAME2 XMFS SYPX Trigger Edge SYPX T SCLKX XSIGM Time-Slot Marker XTR1...4 SIC2.SICS2-0=000(001) XDI/XSIG SIC2.SICS2-0=000 XDI/XSIG SIC2.SICS2-0=001 DLX DL-Bit Marker SIC2.SICS2-0=000 DLX DL-Bit Marker SIC2.SICS2-0=001 1) only falling edge mode shown 2) delay T is programmable by XC0/1; ...
Page 190
SYPX SCLKX T TS31 TS0 XDI XSIG FS/DL- channel T = Time slot offset (RC0, RC1 FS/DL-bit ABCD = Signaling bits for time slots 1...24, time slot mapping according to ...
Page 191
Frame 1 RDO XDI RMFB XMFB A: Channel Translation Mode 0 RDO FS XDI 1) RSIGM XSIGM B: Channel Translation Mode 1 RDO FS XDI DL 1) RSIGM XSIGM ...
Page 192
Frame 1 RDO XDI RMFB XMFB A: Channel Translation Mode 0 RDO FS XDI 1) RSIGM 2) XSIGM B: Channel Translation Mode 1 RDO FS XDI DL 1) RSIGM ...
Page 193
FS/DL data on system transmit highway (XDI), time slot 0: MSB 1 Figure 74 Transmit FS/DL Bits on XDI (T1/J1) 7.5.2.1 Transmit Offset Programming The pulse length of SYPR and RFM is always the basic T1/J1 bit width (648 ns) ...
Page 194
XDI SCLKX SIC3.RESX = 1 (rising edge) SCLKX SIC3.RESX = 0 (falling edge) SYPX SYPX SYPX Figure 75 SYPX Offset Programming (1.544 Mbit/s, 1.544 MHz) XDI (CP0) F ...
Page 195
Time Slot Assigner (T1/J1) HDLC channel 1 offers the flexibility to connect data during certain time slots, as defined by registers RTR(4:1) and TTR(4:1), to the RFIFO and XFIFO, respectively. Any combinations of time slots can be programmed for ...
Page 196
The format for receive FS/DL data transmission in time slot 0 of the system interface is as shown in Figure 68 below. In order to get an undisturbed reception even in the asynchronous state bit FMR2.DAIS has to be set. ...
Page 197
... RL2 XL1 XL2 XCLK Figure 77 Remote Loop (T1/J1) Data Sheet RCLK Clock + Rec. Data Framer Recovery FIFO MUX Trans. Framer MUX RCLK DCO-R/X 197 FALC PEF 2256 H/E Functional Description T1/J1 Elast. RDO Store Elast. XDI Store ITS09750 Rev. 1.1, 2005-06-13 ® ...
Page 198
... Data RL2 Recovery XL1 XL2 Figure 78 Payload Loop (T1/J1) Data Sheet Functional Description T1/J1 RCLK Rec. Elast. Framer Store Trans. Elast. Framer Store 198 ® FALC 56 PEF 2256 H/E ® 56 transmitter. If AIS-GEN MUX RDO SCLKR XDI SCLKX ITS09748 Rev. 1.1, 2005-06-13 ...
Page 199
... The serial codes for transmitter and receiver have to be identical. RL1 RL2 XL1 XL2 Figure 79 Local Loop (T1/J1) Data Sheet Functional Description T1/J1 RCLK Clock + Rec. Data Framer Recovery Trans. MUX Framer AIS-GEN 199 ® FALC 56 PEF 2256 H/E Elast. RDO Store Elast. XDI Store ITS09749 Rev. 1.1, 2005-06-13 ...
Page 200
... Clock + RL1 Data RL2 Recovery XL1 Trans. Framer XL2 Figure 80 Channel Loop-Back (T1/J1) Data Sheet Functional Description T1/J1 RCLK MUX Rec. Framer MUX IDLE Code 200 ® FALC 56 PEF 2256 H/E Elast. RDO Store Elast. XDI Store ITS09747 Rev. 1.1, 2005-06-13 ...