LH7A400N0F000B5 NXP Semiconductors, LH7A400N0F000B5 Datasheet - Page 33

• Manufacturer Part Number: LH7A400N0F000B5
• Manufacturer: NXP Semiconductors

Specifications of LH7A400N0F000B5

• Lead Free Status / RoHS Status: Compliant

32-Bit System-on-Chip
Power Supply Sequencing
energized before the 3.3 V supply. If this is not possi-
ble, the 1.8 V supply may not lag the 3.3 V supply by
more than 100 µs. If longer delay time is needed, it is
recommended that the voltage difference between the
two power supplies be within 1.5 V during power supply
ramp up.
should be applied to input pins only after the device is
powered-on as described above.
AC Specifications
tions after a reference clock signal. The illustration in
Figure 9 represents all cases of these sets of mea-
surement parameters.
• HCLK, internal System Bus clock (‘C’ in timing data)
• PCLK, Peripheral Bus clock
• SSPCLK, Synchronous Serial Port clock
• UARTCLK, UART Interface clock
• LCDDCLK, LCD Data clock from the
Preliminary data sheet
LCD Controller
NXP recommends that the 1.8 V power supply be
To avoid a potential latchup condition, voltage
All signals described in Table 12 relate to transi-
The reference clock signals in this design are:
REFERENCE
OUTPUT
SIGNAL (O)
INPUT
SIGNAL (I)
CLOCK
Figure 9. LH7A400 Signal Timing
tOVXXX
Rev. 01 — 16 July 2007
NXP Semiconductors
• ACBITCLK, AC97 clock
• SCLK, Synchronous Memory clock.
represents the amount of time for the output to become
valid from a valid address bus, or rising edge of the
peripheral clock. Maximum requirements for tOVXXX
are shown in Table 12.
amount of time the output will be held valid from the valid
address bus, or rising edge of the peripheral clock. Min-
imum requirements for tOHXXX are listed in Table 12.
of time the input signal must be valid before a valid
address bus, or rising edge of the peripheral clock
(except SSP and ACI). Maximum requirements for
tISXXX are shown in Table 12.
amount of time the output must be held valid from the
valid address bus, or rising edge of the peripheral clock
(except SSP and ACI). Minimum requirements are
shown in Table 12.
tISXXX tIHXXX
All signal transitions are measured at the 50 % point.
For outputs from the LH7A400, tOVXXX (e.g. tOVA)
The signal tOHXXX (e.g. tOHA) represents the
For Inputs, tISXXX (e.g. tISD) represents the amount
The signal tIHXXX (e.g. tIHD) represents the
tOHXXX
LH7A400
7A400-28
33